参数资料
型号: MM908E624AYEWR2
厂商: Freescale Semiconductor
文件页数: 18/39页
文件大小: 0K
描述: IC TRPL SWITCH MCU/LIN 54-SOIC
标准包装: 1,000
应用: 自动镜像控制
核心处理器: HC08
程序存储器类型: 闪存(16 kB)
控制器系列: 908E
RAM 容量: 512 x 8
接口: SCI,SPI
输入/输出数: 16
电源电压: 5.5 V ~ 18 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 54-BSSOP(0.295",7.50mm 宽)
包装: 带卷 (TR)
供应商设备封装: 54-SOIC
配用: KIT908E624DWBEVB-ND - KIT EVAL 908E624 TRPL W/MCU/LIN
Analog Integrated Circuit Device Data
Freescale Semiconductor
25
908E624
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
LOGIC COMMANDS AND REGISTERS
908E624 SPI INTERFACE AND CONFIGURATION
The serial peripheral interface creates the communication
link between the microcontroller and the analog die of the
908E624.
The interface consists of four pins (see Figure 17):
SS—Slave Select
MOSI—Master-Out Slave-In
MISO—Master-In Slave-Out
SPSCK—Serial Clock
A complete data transfer via the SPI consists of 1 byte.
The master sends 8 bits of control information and the slave
replies with 8 bits of status data.
Figure 17. SPI Protocol
During the inactive phase of the SS (HIGH), the new data
transfer is prepared.
The falling edge of the SS indicates the start of a new data
transfer and puts the MISO in the low-impedance state and
latches the analog status data (Register read data).
With the rising edge of the SPI clock, SPSCK the data is
moved to MISO/MOSI pins. With the falling edge of the SPI
clock SPSCK the data is sampled by the Receiver.
The data transfer is only valid if exactly 8 sample clock
edges are present in the active (low) phase of SS.
The rising edge of the slave select SS indicates the end of
the transfer and latches the write data (MOSI) into the
register The SS high forces MISO to the high-impedance
state.
SPI REGISTER OVERVIEW
Table 7 summarizes the SPI Register bit meaning, reset
value, and bit reset condition.
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Register write data
Register read data
Rising edge of SPSCK
Change MISO/MOSI Output
Falling edge of SPSCK
Sample MISO/MOSI Input
Write data latch
SS
MOSI
MISO
SPSCK
Read data latch
相关PDF资料
PDF描述
05FMN-BMTTR-A-TB CONN FMN HSNG 5POS STAG REV SMD
MM908E624AYEW IC TRPL SWITCH MCU/LIN 54-SOIC
MM908E626AVEK IC STEPPER MOTOR DRIVER 54-SOIC
MM908E625ACEK IC HALF-BRIDGE QUAD 54-SOIC
MM908E624ACEW IC SWITCH TRIPLE MCU/LIN 54-SOIC
相关代理商/技术参数
参数描述
MM908E624AYPEW 功能描述:8位微控制器 -MCU 3 HIGH SIDE SWITCH RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MM908E624AYPEWR2 功能描述:8位微控制器 -MCU 3 HIGH SIDE DRIVER RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MM908E625 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half H-Bridge with Power Supply, Embedded MCU, and LIN Serial Communication
MM908E625ACDWB 功能描述:8位微控制器 -MCU 32 Bit 8MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MM908E625ACDWB/R2 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Quad Half H-Bridge with Power Supply, Embedded MCU, and LIN Serial Communication