- 您现在的位置：买卖IC网 > PDF目录69036 > MPC5123VY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF资料下载
参数资料
| 型号： | MPC5123VY400BR |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封装： | 27 X 27 MM, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件页数： | 58/86页 |
| 文件大小： | 1266K |
| 代理商： | MPC5123VY400BR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
Electrical and Thermal Characteristics
MPC5121E/MPC5123 Data Sheet, Rev. 1
Freescale Semiconductor
61
3.3.15
DIU
The DIU is a display controller designed to manage the TFT LCD display.
3.3.15.1
Interface to TFT LCD Panels, Functional Description
Figure 40 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with
positive polarity. The sequence of events for active matrix interface timing is:
DIU_CLK latches data into the panel on its positive edge (when positive polarity is selected). In active mode,
DIU_CLK runs continuously. This signal frequency could be from 5 to 100 MHz depending on the panel type.
DIU_HSYNC causes the panel to start a new line. It always encompasses at least one DIU_CLK pulse.
DIU_VSYNC causes the panel to start a new frame. It always encompasses at least one DIU_HSYNC pulse.
DIU_DE acts like an output enable signal to the LCD panel. This output enables the data to be shifted onto the display.
When disabled, the data is invalid and the trace is off.
Figure 40. Interface Timing Diagram for TFT LCD Panels
3.3.15.2
Interface to TFT LCD Panels, Electrical Characteristics
Figure 41 depicts the horizontal timing (timing of one line), including the horizontal sync pulse and the data. All parameters
shown in the diagram are programmable. This timing diagram corresponds to positive polarity of the DIU_CLK signal
(meaning the data and sync. signals change at the rising edge of it) and active-high polarity of the DIU_HSYNC, DIU_VSYNC
and DIU_DE signal. You can select the polarity of the DIU_HSYNC and DIU_VSYNC signal via the SYN_POL register,
whether active-high or active-low, the default is active-high. The DIU_DE signal is always active-high. And, pixel clock
inversion and a flexible programmable pixel clock delay is also supported, programed via the DIU Clock Config Register
(DCCR) in the system clock module.
DIU_LD[23:0]
DIU_CLK
DIU_DE
DIU_HSYNC
DIU_VSYNC
LINE 1
LINE 2
LINE 3
LINE 4
LINE n-1
LINE n
12
3
m-1
m
Preliminary
相关PDF资料 |
PDF描述 |
|---|---|
| MPC5125YVN200 | 32-BIT, FLASH, 200 MHz, MICROCONTROLLER, PBGA324 |
| MPC5125YVN400 | 32-BIT, FLASH, 400 MHz, MICROCONTROLLER, PBGA324 |
| MPC5200CVR400B | 400 MHz, MICROPROCESSOR, PBGA272 |
| MPC5533MVZ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5533MVM40 | FLASH, 40 MHz, MICROCONTROLLER, PBGA208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5123YVY300B | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| MPC5123YVY300BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| MPC5123YVY400B | 功能描述:微处理器 - MPU TELEMATICS PROCESSOR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC5123YVY400BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| MPC5125 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC5125 Microcontroller |
发布紧急采购，3分钟左右您将得到回复。