参数资料
型号: MPC5534MZQ40
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: MICROCONTROLLER, PBGA324
封装: 23 X 23 MM, 1 MM PITCH, PLASTIC, MS-034AAJ-1, BGA-324
文件页数: 54/60页
文件大小: 1055K
代理商: MPC5534MZQ40
MPC5534 Microcontroller Data Sheet, Rev. 5
Revision History for the MPC5534 Data Sheet
Freescale Semiconductor
58
Table 25, eMIOS Timing:
Deleted (MTS) from the heading, table, and footnotes.
Footnote 1: Changed ‘VDDEH = 3.0–5.5;’ to ‘VDDEH = 3.0–5.25;’
Footnote 1: Deleted ‘FSYS = 80 MHz,’ ‘VDD = 1.35–1.65 V’, ‘VDD33 and VDDSYN = 3.0–3.6 V’ and
‘and CL = 200 pF with SRC = 0b11.’
Added Footnote 2: ‘This specification does not include the rise and fall times. When calculating the minimum
eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad
configuration registers (PCR).’
Figure 17, eMIOS Timing: Added figure.
Table 26, DSPI Timing:
Table Title: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum
speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM;
68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.
Spec1:SCK Cycle Time: changes to values: 40 MHz, min. = 48.8 ns, max = 5.8 ms; 66 MHz, min. = 28.4 ns,
max = 3.5 ms; 80 MHz min. = 24.4 ns, max = 2.9 ms.
Spec 2: PCS to SCK delay: 40 MHz, min. = 46 ns; 66 MHz, min. = 26 ns; 80 MHz min. = 22 ns.
Spec 3: After SCK delay: 40 MHz, min. = 45 ns; 66 MHz, min. = 25 ns; 80 MHz min. = 21 ns.
Spec 9: Data setup time for inputs, Master (MTFE = 1, CPHA = 0): 66 MHz, min. = 6 ns; 80 MHz min. = 8 ns.
Spec 10: Data hold time for inputs, Master (MTFE = 1, CPHA = 0): 40 MHz, min. = 45 ns; 66 MHz, min. = 25 ns;
80 MHz min. = 21 ns.
Spec 11: Data valid (after SCK edge), Master (MTFE = 1, CPHA = 0): 40 MHz, max. = 45 ns;
66 MHz, max. = 25 ns; 80 MHz max. = 21 ns.
Footnote 1: Changed ‘VDDEH = 3.0–5.5;’ to ‘VDDEH = 3.0–5.25;’
Footnote 1: Added to beginning of footnote 1 ‘All DSPI timing specifications use the fastest slew rate (SRC =
0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew
rate.’
Footnote 1: Deleted ‘VDD = 1.35–1.65 V’ and ‘VDD33 and VDDSYN = 3.0–3.6 V.
Table 27, EQADC SSI Timing Characteristics:
Footnote 1: Changed ‘VDDEH = 3.0–5.5;’ to ‘VDDEH = 3.0–5.25;’
Deleted from table title ‘(Pads at 3.3 V or 5.0 V)’
Deleted 1st line in table ‘CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.’
Spec 1: FCK frequency -- removed.
Combined footnotes 1 and 2, and moved the new footnote to Spec 2. Moved old footnote 3 that is now
footnote 2 to Spec 2.
Footnote 1, deleted ‘VDD = 1.35–1.65 V’ and ‘VDD33 and VDDSYN = 3.0–3.6V.’
Changed ‘CL = 50 pF’ to ‘CL = 25 pF.’
Footnote 2: added ‘cycle’ after ‘duty’ to read: FCK duty cycle is not 50% when . . . .
Figure 28, MPC5534 208 Package and Figure 29 MPC5534 324 Package: Deleted the version number and date.
Figure 30, MPC5534 208 Package Dimensions and Figure 31 MPC5534 324 Package Dimensions:
Deleted the version number and date.
Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)
Location
Description of Changes
相关PDF资料
PDF描述
MPC5534MZQ66 MICROCONTROLLER, PBGA324
MPC5534MZQ80 FLASH, 80 MHz, MICROCONTROLLER, PBGA324
MPC5534MVF40 MICROCONTROLLER, PBGA208
MPC5553MVR132 32-BIT, FLASH, 132 MHz, MICROCONTROLLER, PBGA416
MPC5553MVF132 32-BIT, FLASH, 132 MHz, MICROCONTROLLER, PBGA208
相关代理商/技术参数
参数描述
MPC5534MZQ40R2 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MZQ66 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MZQ66R2 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5534MZQ80 功能描述:32位微控制器 - MCU 1MB FLASH POWERPC Z3 COR RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
MPC5534MZQ80R2 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller