- 您现在的位置：买卖IC网 > PDF目录17043 > MPC5567EVBE (Freescale Semiconductor)BOARD EVALUATION MPC5567 PDF资料下载
参数资料
| 型号： | MPC5567EVBE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 12/68页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION MPC5567 |
| 标准包装： | 1 |
| 类型： | MCU |
| 适用于相关产品： | MPC5567MZP132 |
| 所含物品： | 板，线缆，CD，ICD，电源 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
MPC5567 Microcontroller Data Sheet, Rev. 2
Overview
Freescale Semiconductor
2
The MPC5500 family of parts contains many new features coupled with high performance CMOS
technology to provide significant performance improvement over the MPC565x.
The host processor core of the MPC5567 also includes an instruction set enhancement allowing variable
length encoding (VLE). This allows optional encoding of mixed 16- and 32-bit instructions. With this
enhancement, it is possible to significantly reduce the code size footprint.
The MPC5567 has two levels of memory hierarchy. The fastest accesses are to the 8-kilobytes (KB)
unified cache. The next level in the hierarchy contains the 80-KB on-chip internal SRAM and two-
megabytes (MB) internal flash memory. The internal SRAM and flash memory hold instructions and data.
The external bus interface is designed to support most of the standard memories used with the MPC5xx
family.
The complex input/output timer functions of the MPC5567 are performed by an enhanced time processor
unit (eTPU) engine. The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over
the TPU by providing: 24-bit timers, double-action hardware channels, variable number of parameters per
channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU is
programmed using a high-level programming language.
The less complex timer functions of the MPC5567 are performed by the enhanced modular input/output
system (eMIOS). The eMIOS’ 24 hardware channels are capable of single-action, double-action,
pulse-width modulation (PWM), and modulus-counter operations. Motor control capabilities include
edge-aligned and center-aligned PWM.
Off-chip communication is performed by a suite of serial protocols including controller area networks
(FlexCANs), enhanced deserial/serial peripheral interfaces (DSPIs), and enhanced serial communications
interfaces (eSCIs). The DSPIs support pin reduction through hardware serialization and deserialization of
timer channels and general-purpose input/output (GPIOs) signals.
The MCU has an on-chip enhanced queued dual analog-to-digital converter (eQADC).and package
sve40-channels.
The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration
and general-purpose input and output (GPIO) are controlled from the SIU. External interrupts and reset
control are also determined by the SIU. The internal multiplexer submodule provides multiplexing of
eQADC trigger sources, daisy chaining the DSPIs, and external interrupt signal multiplexing.
The Fast Ethernet (FEC) module is a RISC-based controller that supports both 10 and 100 Mbps
Ethernet/IEEE 802.3 networks and is compatible with three different standard MAC (media access
controller) PHY (physical) interfaces to connect to an external Ethernet bus. The FEC supports the 10 or
100 Mbps MII (media independent interface), and the 10 Mbps-only with a seven-wire interface, which
uses a subset of the MII signals. The upper 16-bits of the 32-bit external bus interface (EBI) are used to
connect to an external Ethernet device. The FEC contains built-in transmit and receive message FIFOs and
DMA support.
The FlexRay controller provides functional node networking, with static and dynamic host access, to
develop highly dependable automotive control systems that require the full implementation of the FlexRay
protocol, as published in FlexRay Protocol Specification 2.0. The FlexRay module uses fault-tolerant,
time-triggered events and clock synchronization mechanisms to maintain the global time of the functional
相关PDF资料 |
PDF描述 |
|---|---|
| RCM10DTKH | CONN EDGECARD 20POS DIP .156 SLD |
| VI-21T-EY | CONVERTER MOD DC/DC 6.5V 50W |
| MIC2027-1YM | IC USB DISTRIB SW QUAD 16-SOIC |
| RCM10DTKD | CONN EDGECARD 20POS DIP .156 SLD |
| VI-21R-EY | CONVERTER MOD DC/DC 7.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5567MVR112 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR112R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR132 | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
| MPC5567MVR132R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR80 | 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
发布紧急采购，3分钟左右您将得到回复。