- 您现在的位置：买卖IC网 > PDF目录17043 > MPC5567EVBE (Freescale Semiconductor)BOARD EVALUATION MPC5567 PDF资料下载
参数资料
| 型号： | MPC5567EVBE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 5/68页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION MPC5567 |
| 标准包装： | 1 |
| 类型： | MCU |
| 适用于相关产品： | MPC5567MZP132 |
| 所含物品： | 板，线缆，CD，ICD，电源 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
Electrical Characteristics
MPC5567 Microcontroller Data Sheet, Rev. 2
Freescale
13
3.7.1
Input Value of Pins During POR Dependent on VDD33
When powering up the device, VDD33 must not lag the latest VDDSYN or RESET power pin (VDDEH6) by
more than the VDD33 lag specification listed in Table 6, spec 8. This avoids accidentally selecting the
bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and
therefore cannot read the default state when POR negates. VDD33 can lag VDDSYN or the RESET power
pin (VDDEH6), but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification
applies during power up only. VDD33 has no lead or lag requirements when powering down.
3.7.2
Power-Up Sequence (VRC33 Grounded)
The 1.5 V VDD power supply must rise to 1.35 V before the 3.3 V VDDSYN power supply and the RESET
power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does
not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V
POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since
they can negate as low as 2.0 V, VDD must be within specification before the 3.3 V POR and the RESET
POR negate.
Figure 3. Power-Up Sequence (VRC33 Grounded)
3.7.3
Power-Down Sequence (VRC33 Grounded)
The only requirement for the power-down sequence with VRC33 grounded is if VDD decreases to less than
its operating range, VDDSYN or the RESET power must decrease to less than 2.0 V before the VDD power
increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed
POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See
Table 6, footnote 1.
VDDSYN and RESET Power
VDD
2.0 V
1.35 V
VDD must reach 1.35 V before VDDSYN and the RESET power reach 2.0 V
相关PDF资料 |
PDF描述 |
|---|---|
| RCM10DTKH | CONN EDGECARD 20POS DIP .156 SLD |
| VI-21T-EY | CONVERTER MOD DC/DC 6.5V 50W |
| MIC2027-1YM | IC USB DISTRIB SW QUAD 16-SOIC |
| RCM10DTKD | CONN EDGECARD 20POS DIP .156 SLD |
| VI-21R-EY | CONVERTER MOD DC/DC 7.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5567MVR112 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR112R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR132 | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
| MPC5567MVR132R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR80 | 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
发布紧急采购，3分钟左右您将得到回复。