参数资料
型号: MPC5604PEF0VLL6
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT LQFP-100
文件页数: 2/99页
文件大小: 1130K
代理商: MPC5604PEF0VLL6
MPC5604P Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
10
For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor
is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt
request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that
lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of
interrupt request, the priority of each interrupt request is software configurable.
When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority
ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so
that all tasks which share the same resource can not preempt each other.
The INTC provides the following features:
Unique 9-bit vector for each separate interrupt source
8 software triggerable interrupt sources
16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
Ability to modify the ISR or task priority: modifying the priority can be used to implement the Priority Ceiling Protocol
for accessing shared resources.
2 external high priority interrupts directly accessing the main core and I/O processor (IOP) critical interrupt mechanism
1.5.7
System status and configuration module (SSCM)
The system status and configuration module (SSCM) provides central device functionality.
The SSCM includes these features:
System configuration and status
— Memory sizes/status
— Device mode and security status
— Determine boot vector
— Search code flash for bootable sector
— DMA status
Debug status port enable and selection
Bus and peripheral abort enable/disable
1.5.8
System clocks and clock generation
The following list summarizes the system clock and clock generation on the MPC5604P:
Lock detect circuitry continuously monitors lock status
Loss of clock (LOC) detection for PLL outputs
Programmable output clock divider (
1, 2, 4, 8)
FlexPWM module and eTimer module can run on an independent clock source
On-chip oscillator with automatic level control
Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application
1.5.9
Frequency-modulated phase-locked loop (FMPLL)
The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports
programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all
software configurable.
The PLL has the following major features:
Input clock frequency: 4–40 MHz
相关PDF资料
PDF描述
MPC5604PFF0MLQ6 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP144
MPC5607BF0ACMG6R 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208
MPC8560PX833JD 32-BIT, 833 MHz, RISC PROCESSOR, PBGA783
MPC8347ECVVADF 32-BIT, 266 MHz, RISC PROCESSOR, PBGA672
MPC8360ECZUAJFGA 32-BIT, 533 MHz, RISC PROCESSOR, PBGA740
相关代理商/技术参数
参数描述
MPC5604PEF0VLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEF0VLQ7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEFMLL 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEFMLQ 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PFF0MLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)