参数资料
型号: MPC5604PEF0VLL6
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT LQFP-100
文件页数: 78/99页
文件大小: 1130K
代理商: MPC5604PEF0VLL6
MPC5604P Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
8
1.5.2
Crossbar switch (XBAR)
The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The
crossbar supports a 32-bit address bus width and a 32-bit data bus width.
The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers
must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master
port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting
that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with
equal priority and will be granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted
access.
The crossbar provides the following features:
4 master ports:
— e200z0 core complex Instruction port
— e200z0 core complex Load/Store Data port
—eDMA
—FlexRay
3 slave ports:
— Flash memory (code flash and data flash)
—SRAM
— Peripheral bridge
32-bit internal address, 32-bit internal data paths
Fixed Priority Arbitration based on Port Master
Temporary dynamic priority elevation of masters
1.5.3
Enhanced direct memory access (eDMA)
The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data
movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture
includes a DMA engine which performs source and destination address calculations, and the actual data movement operations,
along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation
is utilized to minimize the overall block size.
The eDMA module provides the following features:
16 channels support independent 8, 16 or 32-bit single value or block transfers
Supports variable sized queues and circular queues
Source and destination address registers are independently configured to either post-increment or to remain constant
Each transfer is initiated by a peripheral, CPU, or eDMA channel request
Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block
transfer
DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer and CTU
Programmable DMA channel multiplexer for assignment of any DMA source to any available DMA channel with as
many as 30 request sources
eDMA abort operation through software
1.5.4
Flash memory
The MPC5604P provides as much as 576 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM)
can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory
相关PDF资料
PDF描述
MPC5604PFF0MLQ6 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP144
MPC5607BF0ACMG6R 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208
MPC8560PX833JD 32-BIT, 833 MHz, RISC PROCESSOR, PBGA783
MPC8347ECVVADF 32-BIT, 266 MHz, RISC PROCESSOR, PBGA672
MPC8360ECZUAJFGA 32-BIT, 533 MHz, RISC PROCESSOR, PBGA740
相关代理商/技术参数
参数描述
MPC5604PEF0VLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEF0VLQ7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEFMLL 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEFMLQ 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PFF0MLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)