- 您现在的位置：买卖IC网 > PDF目录4042 > MPC7410VS500LE (Freescale Semiconductor)IC MPU PPC 500MHZ 360-FCCLGA PDF资料下载
参数资料
| 型号： | MPC7410VS500LE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 15/56页 |
| 文件大小： | 0K |
| 描述： | IC MPU PPC 500MHZ 360-FCCLGA |
| 标准包装： | 44 |
| 系列： | MPC74xx |
| 处理器类型： | 32-位 MPC74xx PowerPC |
| 速度： | 500MHz |
| 电压： | 1.8V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 360-CLGA，FCCLGA |
| 供应商设备封装： | 360-FCCLGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
22
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 11 provides the AC test load for TDO and the boundary-scan outputs of the MPC7410.
Figure 11. Alternate AC Test Load for the JTAG Interface
Figure 12 provides the JTAG clock input timing diagram.
Figure 12. JTAG Clock Input Timing Diagram
TRST assert time
tTRST
25
—
ns
2
Input setup times:
Boundary-scan data
TMS, TDI
tDVJH
tIVJH
4
0
—
ns
3
Input hold times:
Boundary-scan data
TMS, TDI
tDXJH
tIXJH
20
25
—
ns
3
Valid times:
Boundary-scan data
TDO
tJLDV
tJLOV
4
20
25
ns
4
TCK to output high impedance:
Boundary-scan data
TDO
tJLDZ
tJLOZ
3
19
9
ns
4, 5
5
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load
(see Figure 11). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. Non-JTAG signal input timing with respect to TCK.
4. Non-JTAG signal output timing with respect to TCK.
5. Guaranteed by design and characterization.
Table 11. JTAG AC Timing Specifications (Independent of SYSCLK) 1 (continued)
At recommended operating conditions (see Table 3)
Parameter
Symbol
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
TCLK
VM
VM = Midpoint Voltage (OVDD/2)
tTCLK
tJR
tJF
tJHJL
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8567VTAUJJ | MPU POWERQUICC III 1023-PBGA |
| IDT70V9179L9PF8 | IC SRAM 288KBIT 9NS 100TQFP |
| MPC8543ECPXAQGB | MPU POWERQUICC III 783-PBGA |
| MPC8266AZUPJDC | IC MPU POWERQUICC II 480-TBGA |
| ACB108DHAD | CONN EDGECARD 216PS R/A .050 DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC7441 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7445 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447A_06 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。