- 您现在的位置：买卖IC网 > PDF目录4068 > MPC8248CZQTIEA (Freescale Semiconductor)IC MPU POWERQUICC II 516-PBGA PDF资料下载
参数资料
| 型号： | MPC8248CZQTIEA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 57/61页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 516-PBGA |
| 标准包装： | 40 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 电压： | 1.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 516-BBGA |
| 供应商设备封装： | 516-FPBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
60
Freescale Semiconductor
Document Revision History
0.2
12/2003
Table 1: New
Table 2: New
Table 4: Modification of VDD and VCCSYN to 1.45–1.60 V
Table 8: Addition of note 2 regarding TRST and PORESET (see VIH row of Table 8)
CPCI_HS_ES to PCI_REQ1 (AF14)
CPCI_HS_LED to PCI_GNT1 (AE13)
CPCI_HS_ENUM to PCI_GNT2 (AF21)
on other PowerQUICC II devices:
PCI_CFG0 (PCI_HOST_EN) (AC21)
PCI_CFG1 (PCI_ARB_EN) (AE22)
PCI_CFG2 (DLL_ENABLE) (AE23)
PCI_PAR (AF12)
PCI_FRAME (AD15)
PCI_TRDY(AF16)
PCI_IRDY (AF15)
PCI_STOP (AE15)
DEVSEL (AE14)
PCI_IDSEL (AC17)
PCI_PERR (AD14)
PCI_SERR (AD13)
PCI_REQ0–2 (AAE20, AF14, AB14)
PCI_GNT0–2 (AD20, AE13, AF21)
PCI_RST (AF22)
PCI_INTA (AE21)
PCI_C0-3 (AE12, AF13, AC15, AE18)
PCI_AD0-31
PCI_ARB_EN (AE22)
Section 7, “Clock Configuration Modes”: Modification to first paragraph. Note that
PCI_MODCK is a bit in the Hard Reset Configuration Word. It is not an input signal as it is in
the MPC8280 Family and MPC8260 Family.
Addition of “Note: Temperature Reflow for the VR Package" on page 56
Table 21: Removal of Thermal0 (D19) and Thermal1(J3). These pins are now “No connects.”
Note 4 unchanged.
Table 21: Addition of PCI_MODE (AD22). This pin was previously listed as “Ground.” Addition
of note 1.
0.1
9/2003
Addition of the MPC8271 and the MPC8247 (these devices do not have a security engine)
Table 8: Addition of note 2 to VIH
Table 8: Changed IOL for 60x signals to 6.0 mA
Table 21: Addition of ball AD9 to GND. In rev 0 of this document, AD8 was listed as assigned
to both CS5 and GND. AD8 is only assigned to CS5.
Addition of ZQ package code to Figure 15
0
5/2003
NDA release
Table 23. Document Revision History (continued)
Revision
Date
Substantive Changes
相关PDF资料 |
PDF描述 |
|---|---|
| ABB92DHAT-S250 | CONN EDGECARD 184POS R/A .050 SL |
| CS80C286-16 | IC CPU 16BIT 5V 16MHZ 68-PLCC |
| ACB90DHAR | CONN EDGECARD 180PS R/A .050 DIP |
| MPC857TZQ66B | IC MPU PWRQUICC 66MHZ 357-PBGA |
| ABB95DHAS | CONN EDGECARD 190PS R/A .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8248VR | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8248VRB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248VRE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248VRI | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248VRM | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。