参数资料
型号: MPC8323ZQADDC
厂商: Freescale Semiconductor
文件页数: 4/82页
文件大小: 0K
描述: IC MPU PWRQUICC II 516-PBGA
产品培训模块: MPC8323E PowerQUICC II Pro Processor
标准包装: 40
系列: MPC83xx
处理器类型: 32-位 MPC83xx PowerQUICC II Pro
速度: 266MHz
电压: 1V
安装类型: 表面贴装
封装/外壳: 516-BBGA
供应商设备封装: 516-FPBGA(27x27)
包装: 托盘
配用: MPC8323E-RDB-ND - BOARD REFERENCE DESIGN
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
12
Freescale Semiconductor
RESET Initialization
Table 10 provides the PLL lock times.
5.1
Reset Signals DC Electrical Characteristics
Table 11 provides the DC electrical characteristics for the MPC8323E reset signals mentioned in Table 9.
HRESET/SRESET assertion (output)
512
tPCI_SYNC_IN
1
HRESET negation to SRESET negation (output)
16
tPCI_SYNC_IN
1
Input setup time for POR configuration signals
(CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to
negation of PORESET when the MPC8323E is in PCI host mode
4—
tCLKIN
2
Input setup time for POR configuration signals
(CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to
negation of PORESET when the MPC8323E is in PCI agent mode
4—
tPCI_SYNC_IN
1
Input hold time for POR config signals with respect to negation of
HRESET
0—
ns
Time for the MPC8323E to turn off POR configuration signals with respect
to the assertion of HRESET
—4
ns
3
Time for the MPC8323E to turn on POR configuration signals with respect
to the negation of HRESET
1—
tPCI_SYNC_IN
1, 3
Notes:
1. tPCI_SYNC_IN is the clock period of the input clock applied to PCI_SYNC_IN. When the MPC8323E is In PCI host mode the
primary clock is applied to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the
MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for more details.
2. tCLKIN is the clock period of the input clock applied to CLKIN. It is only valid when the MPC8323E is in PCI host mode. See
the
MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for more details.
3. POR configuration signals consists of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.
Table 10. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
100
μs—
Table 11. Reset Signals DC Electrical Characteristics
Characteristic
Symbol
Condition
Min
Max
Unit
Notes
Output high voltage
VOH
IOH = –6.0 mA
2.4
V
1
Output low voltage
VOL
IOL = 6.0 mA
0.5
V
1
Output low voltage
VOL
IOL = 3.2 mA
0.4
V
1
Input high voltage
VIH
—2.0
OVDD +0.3
V
1
Input low voltage
VIL
–0.3
0.8
V
Table 9. RESET Initialization Timing Specifications (continued)
Parameter/Condition
Min
Max
Unit
Notes
相关PDF资料
PDF描述
IDT709269S15PF8 IC SRAM 256KBIT 15NS 100TQFP
IDT709359L9PF8 IC SRAM 144KBIT 9NS 100TQFP
IDT709169L9PF8 IC SRAM 144KBIT 9NS 100TQFP
MPC8323VRADDC IC MPU PWRQUICC II 516-PBGA
MPC875CVR66 IC MPU POWERQUICC 66MHZ 256PBGA
相关代理商/技术参数
参数描述
MPC8323ZQADDCA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
MPC8323ZQAFDC 功能描述:微处理器 - MPU 8323 PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8323ZQAFDCA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
MPC832XE-MDS-PB 功能描述:开发板和工具包 - 其他处理器 PROCESSOR BOARD (SOCKET) RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MPC8343CVRADD 功能描述:IC MPU PWRQUICC II PRO 620-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC83xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘