- 您现在的位置：买卖IC网 > PDF目录80431 > MPC8347VRADDA (FREESCALE SEMICONDUCTOR INC) 32-BIT, 266 MHz, MICROPROCESSOR, PBGA620 PDF资料下载
参数资料
| 型号： | MPC8347VRADDA |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA620 |
| 封装： | 29 X 29 MM, 2.46 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-620 |
| 文件页数： | 18/120页 |
| 文件大小： | 1349K |
| 代理商： | MPC8347VRADDA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 2
114
Freescale Semiconductor
System Design Information
the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed
for the output pins.
21.7
Pull-Up Resistor Requirements
The MPC8347EA requires high resistance pull-up resistors (10 k
Ω is recommended) on open-drain pins,
including I2C pins, the Ethernet Management MDIO pin, and EPIC interrupt pins.
Correct operation of the JTAG interface requires configuration of a group of system control pins as
demonstrated in Figure 43. Take care to ensure that these pins are maintained at a valid deasserted state
under normal operating conditions because most have asynchronous behavior, and spurious assertion
yields unpredictable results.
Refer to the PCI 2.3 specification for all pull-ups required for PCI.
21.8
JTAG Configuration Signals
Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the
IEEE Std. 1149.1 specification, but it is provided on all processors that implement the PowerPC
architecture. The MPC8347EA requires TRST to be asserted during reset conditions to ensure that the
JTAG boundary logic does not interfere with normal chip operation. While the TAP controller may be
forced to the reset state using only the TCK and TMS signals, systems typically assert TRST during
power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor
(COP) function, simply tying TRST to PORESET is not practical.
The PowerPC COP function allows a remote computer system (typically, a PC with dedicated hardware
and debugging software) to access and control the internal operations of the processor. The COP interface
connects through the JTAG port of the processor, with some additional status monitoring signals. The COP
port requires the ability to assert TRST independently without causing PORESET. If the target system has
independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or
push-button switches, the COP reset signals must be merged into these signals with logic.
The arrangement shown in Figure 43 allows the COP to assert HRESET or TRST independently, while
ensuring that the target can drive HRESET as well. If the JTAG interface and COP header are not used,
TRST should be tied to PORESET so that it is asserted when the system reset signal (PORESET) is
asserted.
The COP header shown in Figure 43 adds many benefits—breakpoints, watchpoints, register and memory
examination/modification, and other standard debugger features. It requires no more effort than adding an
unpopulated footprint for a header when needed. The COP interface has a standard header for connection
to the target system, based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg
header). There is no standardized way to number the header, shown in Figure 43, so emulator vendors use
different pin numbering schemes. Some headers are numbered top-to-bottom then left-to-right, others use
left-to-right then top-to-bottom, and still others number the pins counter clockwise from pin 1 (as with an
IC). Regardless of the numbering scheme, the signal placement recommended in Figure 43 is common to
all known emulators.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8349CVVAGDA | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA672 |
| MSM65522-XXXSS | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDIP42 |
| MC9S12XA256MFU | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP80 |
| MC9S12XD128MALR | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP112 |
| MC9S12XDT512CPVR | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP112 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8347VRADDB | 功能描述:微处理器 - MPU 8347 PBGA NO-PB W/O ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8347VRAGD | 功能描述:微处理器 - MPU 8347 PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8347VRAGDB | 功能描述:微处理器 - MPU 8347 PBGA NOPB W/O ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8347VVAGD | 功能描述:IC MPU PWRQUICC II PRO 672-TBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC83xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MPC8347VVAGDB | 功能描述:微处理器 - MPU 8349 TBGA NO-PB W/O ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。