MPC8349ECZUAGD PDF资料下载(66/108 页)32-BIT, 400 MHz, RISC PROCESSOR, PBGA672

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录80578 > MPC8349ECZUAGD (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, RISC PROCESSOR, PBGA672 PDF资料下载

参数资料

型号：	MPC8349ECZUAGD
厂商：	FREESCALE SEMICONDUCTOR INC
元件分类：	微控制器/微处理器
英文描述：	32-BIT, 400 MHz, RISC PROCESSOR, PBGA672
封装：	35 X 35 MM, 1.46 MM HEIGHT, 1 MM PITCH, TBGA-672
文件页数：	66/108页
文件大小：	1275K
代理商：	MPC8349ECZUAGD

第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页

MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 7

Freescale Semiconductor

PCI

Table 42 provides the PCI AC timing specifications at 33 MHz.

REQ64 to PORESET setup time

tPCRVRH

—

clocks

PORESET to REQ64 hold time

tPCRHRX

050

Notes:

1. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs

and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tPCIVKH symbolizes PCI timing (PC) with

respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tSYS, reference (K) going

to the high (H) state or setup time. Also, tPCRHFV symbolizes PCI timing (PC) with respect to the time hard reset (R) went

high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the

component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

5. The setup and hold time is with respect to the rising edge of PORESET.

6. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a

description of M66EN.

Table 42. PCI AC Timing Specifications at 33 MHz

Parameter

Symbol 1

Min

Max

Unit

Notes

Clock to output valid

tPCKHOV

—11

Output hold from Clock

tPCKHOX

2—

Clock to output high impedance

tPCKHOZ

—14

2, 3

Input setup to Clock

tPCIVKH

3.0

—

2, 4

Input hold from Clock

tPCIXKH

0—