- 您现在的位置：买卖IC网 > PDF目录4064 > MPC8360ZUAGDGA (Freescale Semiconductor)IC MPU POWERQUICC II PRO 740TBGA PDF资料下载
参数资料
| 型号： | MPC8360ZUAGDGA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 99/102页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II PRO 740TBGA |
| 标准包装： | 21 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 400MHz |
| 电压： | 1.2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 740-LBGA |
| 供应商设备封装： | 740-TBGA（37.5x37.5） |
| 包装： | 托盘 |
| 配用： | MPC8360EA-MDS-PB-ND - KIT APPLICATION DEV 8360 SYSTEM MPC8360E-RDK-ND - BOARD REFERENCE DESIGN FOR MPC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页当前第99页第100页第101页第102页
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
96
Freescale Semiconductor
System Clocking
22.3.1
Experimental Determination of the Junction Temperature with a
Heat Sink
When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case
of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of
the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to
the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature
and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this
case temperature, the junction temperature is determined from the junction-to-case thermal resistance.
TJ = TC + (RθJC × PD)
where:
TJ = junction temperature (° C)
TC = case temperature of the package (° C)
RθJC = junction to case thermal resistance (° C/W)
PD = power dissipation (W)
23
System Design Information
This section provides electrical and thermal design recommendations for successful application of the MPC8360E/58E.
Additional information can be found in MPC8360E/MPC8358E PowerQUICC Design Checklist (AN3097).
23.1
System Clocking
The device includes two PLLs, as follows.
The platform PLL (AVDD1) generates the platform clock from the externally supplied CLKIN input. The frequency
ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in
The e300 core PLL (AVDD2) generates the core clock as a slave to the platform clock. The frequency ratio between
the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in
23.2
PLL Power Supply Filtering
Each of the PLLs listed above is provided with power through independent power supply pins (AVDD1, AVDD2, respectively).
The AVDD level should always be equivalent to VDD, and preferably these voltages are derived directly from VDD through a
low frequency filter scheme such as the following.
There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent
filter circuits as illustrated in Figure 56, one to each of the five AVDD pins. By providing independent filters to each PLL, the
opportunity to cause noise injection from one PLL to the other is reduced.
This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built
with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr.
Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors
of equal value are recommended over a single large value capacitor.
Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize noise coupled from
nearby circuits. It should be possible to route directly from the capacitors to the AVDD pin, which is on the periphery of package,
without the inductance of vias.
相关PDF资料 |
PDF描述 |
|---|---|
| ABB95DHBD | CONN EDGECARD 190PS R/A .050 SLD |
| HSC26DTEI | CONN EDGECARD 52POS .100 EYELET |
| MPC8245LZU350D | IC MPU 32BIT 350MHZ PPC 352-TBGA |
| HMC26DTEI | CONN EDGECARD 52POS .100 EYELET |
| ACB95DHBN | CONN EDGECARD 190PS R/A .050 DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8360ZUAGDHA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ZUAGFGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ZUAGFHA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ZUAHFH | 功能描述:微处理器 - MPU 8360 TBGA NON-ENCRP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8360ZUAJDG | 功能描述:微处理器 - MPU 8360 TBGA NON-ENCRP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。