- 您现在的位置：买卖IC网 > PDF目录3941 > MPC8378ECVRAGD (Freescale Semiconductor)MPU POWERQUICC II PRO 689-PBGA PDF资料下载
参数资料
| 型号： | MPC8378ECVRAGD |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 95/128页 |
| 文件大小： | 0K |
| 描述： | MPU POWERQUICC II PRO 689-PBGA |
| 标准包装： | 27 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 400MHz |
| 电压： | 1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 689-BBGA 裸露焊盘 |
| 供应商设备封装： | 689-TEPBGA II（31x31） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页当前第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
Freescale Semiconductor
69
15.4.2
Transmitter Compliance Eye Diagrams
The Tx eye diagram in Figure 46 is specified using the passive compliance/test measurement load (see
Figure 48) in place of any real PCI Express interconnect + Rx component. There are two eye diagrams that
must be met for the transmitter. Both diagrams must be aligned in time using the jitter median to locate the
center of the eye diagram. The different eye diagrams differ in voltage depending on whether it is a
transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always
relative to the transition bit.
Common mode return
loss
Measured over 50 MHz to
1.25 GHz.
RLTX-CM
6—
—
dB
DC differential Tx
impedance
Tx DC differential mode low
impedance
ZTX-DIFF-DC
80
100
120
Ω
—
Transmitter DC
impedance
Required Tx D+ as well as D–
DC impedance during all
states
ZTX-DC
40
—
Ω
—
Lane-to-Lane output
skew
Static skew between any two
transmitter lanes within a
single link
LTX-SKEW
—
500 +
2UI
ps
—
AC coupling capacitor
All transmitters should be AC
coupled. The AC coupling is
required either within the
media or within the
transmitting component itself.
CTX
75
—
200
nF
—
Crosslink random
timeout
This random timeout helps
resolve conflicts in crosslink
configuration by eventually
resulting in only one
downstream and one
upstream port.
Tcrosslink
0—
1
ms
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 48 and measured
over any 250 consecutive Tx UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 46.)
3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the
transmitter collected over any 250 consecutive Tx UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total
Tx jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean.
The jitter median describes the point in time where the number of jitter points on either side is approximately equal as
opposed to the averaged time value.
4. The transmitter input impedance will result in a differential return loss greater than or equal to 12 dB and a common mode
return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement
applies to all valid input levels. The reference impedance for return loss measurements is 50
Ω to ground for both the D+
and D– line (that is, as measured by a vector network analyzer with 50-
Ω probes, see Figure 48). Note that the series
capacitors, CTX, is optional for the return loss measurement.
5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 48 for both VTX-D+ and VTX-D-.
6. See Section 4.3.1.8 of the
PCI Express Base Specifications, Rev 1.0a.
7. See Section 4.2.6.3 of the
PCI Express Base Specifications, Rev 1.0a.
Table 57. Differential Transmitter (Tx) Output Specifications (continued)
Parameter
Conditions
Symbol
Min
Typical
Max
Units
Note
相关PDF资料 |
PDF描述 |
|---|---|
| CAT93C66YI-GT3 | IC EEPROM 4KB 2MHZ 8-TSSOP |
| 395-012-520-202 | CARD EDGE 12POS DL .100X.200 BLK |
| 395-012-520-201 | CARD EDGE 12POS DL .100X.200 BLK |
| 355-020-521-204 | CARDEDGE 20POS DL .156 LOPRO BLK |
| CAT24C04YI-G | IC EEPROM SERIAL 4KB I2C 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8378ECVRAGDA | 功能描述:微处理器 - MPU 8378 PBGA XT PbFr W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8378ECVRAGFA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAGGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAJDA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAJF | 功能描述:微处理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。