参数资料
型号: MPC8378ECVRAJF
厂商: Freescale Semiconductor
文件页数: 79/128页
文件大小: 0K
描述: MPU POWERQUICC II PRO 689-PBGA
标准包装: 27
系列: MPC83xx
处理器类型: 32-位 MPC83xx PowerQUICC II Pro
速度: 533MHz
电压: 1V
安装类型: 表面贴装
封装/外壳: 689-BBGA 裸露焊盘
供应商设备封装: 689-TEPBGA II(31x31)
包装: 托盘
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
54
Freescale Semiconductor
11.2.2.2
Full-Speed Read Meeting Hold (Minimum Delay)
There is no minimum delay constraint due to the full clock cycle between the driving and sampling of data.
tCLK_DELAY + tOH + tDATA_DELAY > tSFSIXKH
Eqn. 9
This means that Data + Clock delay must be greater than –2 ns. This is always fulfilled.
11.3
eSDHC AC Timing Specifications (High-Speed Mode)
This table provides the eSDHC AC timing specifications for high-speed mode as defined in Figure 34 and
Table 48. eSDHC AC Timing Specifications for High-Speed Mode
At recommended operating conditions OVDD = 3.3 V ± 165 mV.
Parameter
Symbol1
Min
Max
Unit
Note
SD_CLK clock frequency—high speed mode
fSHSCK
050
MHz
SD_CLK clock cycle
tSHSCK
20
ns
SD_CLK clock frequency—identification mode
fSIDCK
0400
KHz
SD_CLK clock low time
tSHSCKL
7—
ns
SD_CLK clock high time
tSHSCKH
7—
ns
SD_CLK clock rise and fall times
tSHSCKR/
tSHSCKF
—3
ns
Input setup times: SD_CMD, SD_DATx, SD_CD to
SD_CLK
tSHSIVKH
5—
ns
Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK
tSHSIXKH
0—
ns
Output delay time: SD_CLK to SD_CMD, SD_DATx valid
tSHSKHOV
—4
ns
Output Hold time: SD_CLK to SD_CMD, SD_DATx invalid
tSHSKHOX
0—
ns
SD_CLK delay within device
tINT_CLK_DLY
1.5
ns
SD Card Input Setup
tISU
6—
ns
SD Card Input Hold
tIH
2—
ns
SD Card Output Valid
tODLY
—14
ns
SD Card Output Hold
tOH
2.5
ns
Notes:
1. The symbols used for timing specifications herein follow the pattern of t(first three letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first three letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tSFSIXKH
symbolizes eSDHC full mode speed device timing (SFS) input (I) to go invalid (X) with respect to the clock reference (K)
going to high (H). Also tSFSKHOV symbolizes eSDHC full speed timing (SFS) for the clock reference (K) to go high (H), with
respect to the output (O) going valid (V) or data output valid time. Note that, in general, the clock reference symbol
representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter
convention is used with the appropriate letter: R (rise) or F (fall).
2. Measured at capacitive load of 40 pF.
3. For reference only, according to the SD card specifications.
4. Average, for reference only.
相关PDF资料
PDF描述
395-012-520-204 CARD EDGE 12POS DL .100X.200 BLK
MPC8378ECVRAGD MPU POWERQUICC II PRO 689-PBGA
CAT93C66YI-GT3 IC EEPROM 4KB 2MHZ 8-TSSOP
395-012-520-202 CARD EDGE 12POS DL .100X.200 BLK
395-012-520-201 CARD EDGE 12POS DL .100X.200 BLK
相关代理商/技术参数
参数描述
MPC8378ECVRAJFA 功能描述:微处理器 - MPU 8378 PBGA XT PbFr W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8378ECVRAJGA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ECVRALDA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ECVRALFA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8378ECVRALG 功能描述:微处理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324