参数资料
型号: MPC8536EBVTAVLA
厂商: Freescale Semiconductor
文件页数: 41/126页
文件大小: 0K
描述: MPU PWRQUICC III 1500MHZ 783PBGA
产品培训模块: MPC8536E QUICC III Processor
标准包装: 1
系列: MPC85xx
处理器类型: 32-位 MPC85xx PowerQUICC III
速度: 1.5GHz
电压: 1.1V
安装类型: 表面贴装
封装/外壳: 783-BBGA,FCBGA
供应商设备封装: 783-FCPBGA(29x29)
包装: 托盘
其它名称: MPC8536EBVTAVL
MPC8536EBVTAVL-ND
Electrical Characteristics
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
21
2
Electrical Characteristics
2.1
Overall DC Electrical Characteristics
This section covers the ratings, conditions, and other characteristics.
2.1.1
Absolute Maximum Ratings
This table provides the absolute maximum ratings.
25. When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled
down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the address pins as “No
Connect” or terminated through 2–10 K
Ω pull-up resistors with the default of internal arbiter if the address pins are not
connected to any other PCI device. The PCI block will drive the address pins if it is configured to be the PCI arbiter—through
POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is
any other PCI device connected on the bus.
26. When operating in DDR2 mode, connect MDIC[0] to ground through an 18.2-
Ω (full-strength mode) or 36.4-Ω (half-strength
mode) precision 1% resistor, and connect MDIC[1] to GVDD through an 18.2-
Ω (full-strength mode) or 36.4-Ω (half-strength
mode) precision 1% resistor. When operating in DDR3 mode, connect MDIC[0] to ground through an 20-
Ω (full-strength
mode) or 40-
Ω (half-strength mode) precision 1% resistor, and connect MDIC[1] to GVDD through an 20-Ω (full-strength
mode) or 40-
Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
27. Connect to GND through a pull down 1 k
Ω resistor
28. It must be the same as VDD_CORE
29. The output pads are tristated and the receivers of pad inputs are disabled during the Deep Sleep state when
GCR[DEEPSLEEP_Z] =1.
30. DDRCLK input is only required when the DDR controller is running in asynchronous mode. When the DDR controller is
configured to run in synchronous mode via POR setting cfg_ddr_pll[0:2]=111, the DDRCLK input is not required. It is
recommended to tie it off to GND when DDR controller is running in synchronous mode. See the
MPC8536E PowerQUICC
III Integrated Host Processor Family Reference Manual, Rev.0, Table 4-3 in section 4.2.2 “Clock Signals”, section 4.4.3.2
“DDR PLL Ratio” and Table 4-10 “DDR Complex Clock PLL Ratio” for more detailed description regarding DDR controller
operation in asynchronous and synchronous modes.
31. EC_GTX_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: GMII, TBI, RGMII and
RTBI. If none of the eTSEC ports is operating in these modes, the EC_GTX_CLK125 input can be tied off to GND.
32. SDHC_WP is active low signal, which follows SDHC Host controller specification. However, it is reversed polarity for
SD/MMC card specification.
33. For systems that boot from Local Bus(GPCM)-controlled NOR flash or (FCM) controlled NAND flash, a pullup on LGPL4 is
required.
Table 2. Absolute Maximum Ratings1
Characteristic
Symbol
Max Value
Unit Notes
Core supply voltage
VDD_CORE
–0.3 to 1.21
V
Platform supply voltage
VDD_PLAT
–0.3 to 1.1
V
PLL core supply voltage
AVDD_CORE
–0.3 to 1.21
V
PLL other supply voltage
AVDD
–0.3 to 1.1
V
Core power supply for SerDes transceivers
SVDD, S2VDD
–0.3 to 1.1
V
Table 1. Pinout Listing (continued)
Signal
Signal Name
Package Pin Number
Pin Type
Power
Supply
Notes
相关PDF资料
PDF描述
FMM12DREN CONN EDGECARD 24POS .156 EYELET
MPC8536EBVTAQGA MPU PWRQUICC III 1000MHZ 783PBGA
MPC8536EBVTANGA MPU PWRQUICC III 800MHZ 783PBGA
MPC8535EBVTAQGA MCU PWRQUICC II 1000MHZ 783-PBGA
MC68LC040RC25A IC MPU 32BIT 25MHZ 179-PGA
相关代理商/技术参数
参数描述
MPC8536ECVJAVLA 功能描述:IC MPU MPC85XX 1.5GHZ 783FCBGA 制造商:nxp usa inc. 系列:MPC85xx 包装:托盘 零件状态:在售 核心处理器:PowerPC e500 核数/总线宽度:1 ??,32 位 速度:1.5GHz 协处理器/DSP:安全;SEC RAM 控制器:DDR2,DDR3 图形加速:无 显示与接口控制器:- 以太网:10/100/1000 Mbps(2) SATA:SATA 3Gbps(2) USB:USB 2.0(3) 电压 - I/O:1.8V,2.5V,3.3V 工作温度:-40°C ~ 105°C(TA) 安全特性:密码技术 封装/外壳:783-BBGA,FCBGA 供应商器件封装:783-FCPBGA(29x29) 附加接口:DUART,I2C,MMC/SD,PCI,SPI 基本零件编号:MPC8536 标准包装:36
MPC8536ECVTAKG 功能描述:微处理器 - MPU 32-BIT 600MHz RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8536ECVTAKGA 功能描述:微处理器 - MPU 8536 Encrypted RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8536ECVTANG 功能描述:微处理器 - MPU 32-BIT 800MHz RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8536ECVTANGA 功能描述:微处理器 - MPU 8536 Encrypted RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324