参数资料
型号: MPC8548EVTAVHB
厂商: Freescale Semiconductor
文件页数: 73/151页
文件大小: 0K
描述: MPU POWERQUICC III 783-PBGA
产品培训模块: MPC8548 PowerQUICC III Processors
标准包装: 1
系列: MPC85xx
处理器类型: 32-位 MPC85xx PowerQUICC III
速度: 1.5GHz
电压: 1.1V
安装类型: 表面贴装
封装/外壳: 783-BBGA,FCBGA
供应商设备封装: 783-FCPBGA(29x29)
包装: 托盘
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
28
Freescale Semiconductor
Enhanced Three-Speed Ethernet (eTSEC)
8.2
FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing
Specifications
The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI are presented in this
section.
8.2.1
FIFO AC Specifications
The basis for the AC specifications for the eTSEC’s FIFO modes is the double data rate RGMII and RTBI
specifications, since they have similar performances and are described in a source-synchronous fashion
like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and
source clock in GMII fashion.
When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the
relevant eTSEC interface. That is, the transmit clock must be applied to the eTSECn’s TSECn_TX_CLK,
while the receive clock must be applied to pin TSECn_RX_CLK. The eTSEC internally uses the transmit
clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out
onto the TSECn_GTX_CLK pin (while transmit data appears on TSECn_TXD[7:0], for example). It is
intended that external receivers capture eTSEC transmit data using the clock on TSECn_GTX_CLK as a
source- synchronous timing reference. Typically, the clock edge that launched the data can be used, since
the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is
relationship between the maximum FIFO speed and the platform speed. For more information see
Table 23. GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical Characteristics
Parameters
Symbol
Min
Max
Unit
Notes
Supply voltage 2.5 V
LVDD/TVDD
2.37
2.63
V
1, 2
Output high voltage (LVDD/TVDD = Min,
IOH = –1.0 mA)
VOH
2.00
LVDD/TVDD + 0.3
V
Output low voltage (LVDD/TVDD = Min,
IOL = 1.0 mA)
VOL
GND
–0.3
0.40
V
Input high voltage
VIH
1.70
LVDD/TVDD + 0.3
V
Input low voltage
VIL
–0.3
0.90
V
Input high current (VIN = LVDD, VIN = TVDD)IIH
—10
A
1, 2, 3
Input low current (VIN = GND)
IIL
–15
A3
Notes:
1. LVDD supports eTSECs 1 and 2.
2. TVDD supports eTSECs 3 and 4.
3. Note that the symbol VIN, in this case, represents the LVIN and TVIN symbols referenced in Table 1 and Table 2.
相关PDF资料
PDF描述
MPC8548EPXAVHB MPU POWERQUICC III 783-PBGA
XC4028XL-2BG352C IC FPGA C-TEMP 3.3V 2SPD 352MBGA
XC4028XL-2BG256I IC FPGA I-TEMP 3.3V 2SPD 256PBGA
FMC40DRYH-S93 CONN EDGECARD 80POS .100 DIP SLD
MPC8548ECVTATGB MPU POWERQUICC III 783-PBGA
相关代理商/技术参数
参数描述
MPC8548EVTAVHD 功能描述:微处理器 - MPU PQ38 ST WE 1500 R3.0 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8548EVUAQG 功能描述:微处理器 - MPU PQ38 8548E PBFREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8548EVUATG 功能描述:微处理器 - MPU PQ38 8548E PB-FREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8548EVUAUJ 功能描述:微处理器 - MPU PQ38 8548E PBFREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8548EVUAVH 制造商:Freescale Semiconductor 功能描述:PQ38 8548E PB-FREE - Bulk