- 您现在的位置：买卖IC网 > PDF目录26838 > MPC932FA (INTEGRATED DEVICE TECHNOLOGY INC) 932 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF资料下载
参数资料
| 型号： | MPC932FA |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 932 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封装： | TQFP-32 |
| 文件页数： | 1/8页 |
| 文件大小： | 406K |
| 代理商： | MPC932FA |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
1
REV 1
Motorola, Inc. 1998
3/98
Low Voltage PLL Clock Driver
The MPC932 is a 3.3V compatible PLL based clock driver device
targetted for zero delay applications. The device provides 6 outputs for
driving clock loads plus a single dedicated PLL feedback clock output.
The dedicated feedback output gives the user six choices of input
multiplication factors: x1, x1.25, x1.5, x2, x2.5 and x3.
6 Low Skew Clock Outputs
1 Dedicated PLL Feedback Output
Individual Output Enable Control
Fully Integrated PLL
Output Frequency Up to 120MHz
32–Lead TQFP Packaging
3.3V VCC
±100ps Cycle–to–Cycle Jitter
The MPC932 provides individual output enable control. The enables
are synchronized to the internal clock such that upon assertion the shut
down signals will hold the clocks LOW without generating a runt pulse on
the outputs. The shut down pins provide a means of powering down
certain portions of a system or a means of disabling outputs when the full
compliment is not required for a specific design. The shut down pins will
disable the outputs when driven LOW. A common shut down pin is
provided to disable all of the outputs (except the feedback output) with a
single control signal.
Two feedback select pins are provided to select the multiplication
factor of the PLL. The MPC932 provides six multiplication factors: x1,
x1.25, x1.5, x2, x2.5 and x3. In the x1.25 and x2.5 modes, the QFB output
will not provide a 50% duty cycle. The phase detector of the MPC932 only
monitors rising edges of its feedback signals, thus for this function a 50%
duty cycle is not required. As the QFB signal can also be used to drive
other clocks in a system it is important the user understand that the duty
cycle will not be 50%. In the x1 and x1.5 modes the QFB output will
produce 50% duty cycle signals.
The MPC932 provides two pins for use in system test and debug operations. The MR/OE input will force all of the outputs into
a high impedance state to allow for back driving the outputs during system test. In addition the PLL_EN pin allows the user to
bypass the PLL and drive the outputs directly through the Ref_CLK input. Note the Ref_CLK signal will be routed through the
dividers so that it will take several transitions on the Ref_CLK input to create a transition on the outputs.
The MPC932 is fully 3.3V compatible and requires no external loop filter components. All of the inputs are LVCMOS/LVTTL
compatible and the outputs produce rail–to–rail 3.3V swings. For series terminated applications each output can drive two series
terminated 50
transmission lines. For parallel terminated lines the device can drive terminations of 50 into VCC/2. The device
is packaged in a 32–lead TQFP package to provide the optimum combination of performance, board density and cost.
MPC932
LOW VOLTAGE
PLL CLOCK DRIVER
FA SUFFIX
TQFP PACKAGE
CASE 873A-02
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
DATA SHEET
MPC932
IDT Low Voltage PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC932
1
Low Voltage PLL Clock Driver
相关PDF资料 |
PDF描述 |
|---|---|
| MPC932PFA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9331FA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9331FAR2 | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9351FAR2 | 9351 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9352AC | 9352 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9330 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR |
| MPC9330AC | 功能描述:时钟发生器及支持产品 FSL 1-6 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9330ACR2 | 功能描述:IC PLL CLOCK GENERATOR 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC9330FA | 功能描述:时钟发生器及支持产品 3.3V 200MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9330FAR2 | 制造商:Integrated Device Technology Inc 功能描述:MPC9330FAR2 - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。