- 您现在的位置：买卖IC网 > PDF目录2099 > MPC9446FAR2 (IDT, Integrated Device Technology Inc)IC CLK BUFF DVDR MUX 2:10 32LQFP PDF资料下载
参数资料
| 型号： | MPC9446FAR2 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/12页 |
| 文件大小： | 0K |
| 描述： | IC CLK BUFF DVDR MUX 2:10 32LQFP |
| 标准包装： | 2,000 |
| 类型： | 扇出缓冲器（分配），除法器，多路复用器 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:10 |
| 差分 - 输入:输出： | 无/无 |
| 输入： | LVCMOS |
| 输出： | LVCMOS |
| 频率 - 最大： | 250MHz |
| 电源电压： | 2.375 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 带卷 (TR) |
MPC9446 REVISION 5 DECEMBER 21, 2012
5
2012 Integrated Device Technology, Inc.
MPC9446 Data Sheet
3.3V AND 2.5V LVCMOS CLOCK FANOUT BUFFER
Table 8. DC Characteristics (VCC = VCCA = VCCB = VCCC = 2.5 V ± 5%, TA = –40°C to +85°C)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
VIH
Input High Voltage
1.7
VCC + 0.3
V
LVCMOS
VIL
Input Low Voltage
–0.3
0.7
V
LVCMOS
VOH
Output High Voltage
1.8
V
IOH = –15 mA(1)
1. The MPC9446 is capable of driving 50
transmission lines on the incident edge. Each output drives one 50 parallel terminated
transmission line to a termination voltage of VTT. Alternatively, the device drives up to two 50 series terminated transmission lines per
output.
VOL
Output Low Voltage
0.6
V
IOL = 15 mA
ZOUT
Output Impedance
17 – 20(2)
2. Input pull-up / pull-down resistors influence input current.
IIN
Input Current(2)
200
A
VIN = GND or VIN = VCC
ICCQ(3)
3. ICCQ is the DC current consumption of the device with all outputs open and the input in its default state or open.
Maximum Quiescent Supply Current
2.0
mA
All VCC Pins
Table 9. AC Characteristics (VCC = VCCA = VCCB = VCCC = 2.5 V ± 5%, TA = –40°C to +85°C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
0
250(2)
2. The MPC9446 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
MHz
fMAX
Maximum Output Frequency
1 output
2 output
0
250(2)
125
MHz
FSELx = 0
FSELx = 1
tP, REF
Reference Input Pulse Width
1.4
ns
tr, tf
CCLK Input Rise/Fall Time
1.0(3)
3. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input
pulse width, output duty cycle and maximum frequency specifications.
ns
0.7 to 1.7 V
tPLH
tPHL
Propagation Delay
CCLK0,1 to any Q
2.6
5.6
5.5
ns
tPLZ, HZ Output Disable Time
10
ns
tPZL, LZ Output Enable Time
10
ns
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
200
350
ps
tsk(PP)
Device-to-Device Skew
3.0
ns
tSK(P)
DCQ
Output Pulse Skew(4)
Output Duty Cycle
1 or 2 output
4. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT). For example at fOUT = 125 MHz the output duty cycle limit is 50% ± 2.5%.
45
50
200
55
ps
%
DCREF = 50%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.6 to 1.8 V
Table 10. AC Characteristics (VCC = 3.3 V + 5%, VCCA, VCCB, VCCC = 2.5 V + 5% or 3.3 V + 5%, TA = –40°C to +85°C)(1) (2)
1. AC characteristics apply for parallel output termination of 50
to VTT.
2. For all other AC specifications, refer to 2.5 V or 3.3 V tables according to the supply voltage of the output bank.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
250
350
ps
tsk(PP)
Device-to-Device Skew
2.5
ns
tPLH,HL Propagation Delay
CCLK0,1 to any Q
See 3.3 V Table
tSK(P)
DCQ
Output Pulse Skew(3)
Output Duty Cycle
1 or 2 output
3. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT).
45
50
250
55
ps
%
DCREF = 50%
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9447ACR2 | IC CLOCK BUFFER MUX 2:9 32-LQFP |
| MPC9448ACR2 | IC CLOCK BUFFER MUX 1:12 32-LQFP |
| MPC9449AER2 | IC CLK BUFF DVDR MUX 3:15 52LQFP |
| MPC94551EFR2 | IC CLOCK BUFFER 1:4 160MHZ 8SOIC |
| MPC9456AC | IC CLK BUFF DVDR MUX 1:10 32LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9447 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer |
| MPC9447AC | 功能描述:时钟缓冲器 2.5 3.3V 250MHz Clock Generator RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MPC9447ACR2 | 功能描述:时钟缓冲器 FSL 1-9 LVCMOS Fanout Buffer RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MPC9447D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer |
| MPC9447FA | 功能描述:时钟缓冲器 2.5 3.3V 275MHz Clock Generator RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。