参数资料
型号: MPC9608FAR2
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封装: 7 X 7 MM, LQFP-32
文件页数: 6/12页
文件大小: 239K
代理商: MPC9608FAR2
MPC9608
TIMING SOLUTIONS
3
TABLE 1. PIN CONFIGURATION
Pin
I/O
Type
Function
CCLK
Input
LVCMOS
PLL reference clock signal
FB_IN
Input
LVCMOS
PLL feedback signal input, connect to a QFB output
F_RANGE[0:1]
Input
LVCMOS
PLL frequency range select
BSEL
Input
LVCMOS
Frequency divider select for bank B outputs
PLL_EN
Input
LVCMOS
PLL enable/disable
OE
Input
LVCMOS
Output enable/disable (high-impedance tristate)
CLK_STOP
Input
LVCMOS
Synchronous clock enable/stop
QA0-4, QB0-4
Output
LVCMOS
Clock outputs
QFB
Output
LVCMOS
PLL feedback signal output. Connect to FB_IN
GND
Supply
Ground
Negative power supply
VCCA
Supply
VCC
PLL positive power supply (analog power supply). The MPC9608 requires an external RC filter for
the analog power supply pin VCCA. Refer to the Applications Information section for details.
VCC
Supply
VCC
Positive power supply for I/O and core
TABLE 2. FUNCTION TABLE
Control
Default
0
1
F_RANGE[0:1]
00
PLL frequency range. Refer to Table 3 “Clock frequency configuration for QFB connected to FB_IN”
BSEL
0
fQB0-4 = fQA0-4
fQB0-4 = fQA0-4 ÷ 2
CLK_STOP
0
Outputs enabled
Outputs synchronously stopped in logic low state
OE
0
Outputs enabled (active)
Outputs disabled (high-impedance state), independent on
CLK_STOP. Applying OE = 1 and PLL_EN = 1 resets the device. The
PLL feedback output QFB is not affected by OE.
PLL_EN
0
Normal operation mode with PLL enabled.
Test mode with PLL disabled. CCLK is substituted for the internal
VCO output. MPC9608 is fully static and no minimum frequency limit
applies. All PLL related AC characteristics are not applicable.
Applying OE
= 1 and PLL_EN = 1 resets the device.
TABLE 3. Clock Frequency Configuration for QFB connected to FB_IN
F_RANGE[0]
F_RANGE[1]
BSEL
fREF (CCLK)
range [MHz]
QA0-QA4
QB0-B4
QFB
Ratio
fQA0-4 [MHz]
Ratio
fQB0-4 [MHz]
0
100.0 – 200.0
fREF
100.0 – 200.0
fREF
100.0 – 200.0
fREF
00
1
fREF ÷ 2
50.0 – 25.0
fREF
0
1
0
50.0 – 100.0
fREF
50.0 – 100.0
fREF
50.0 – 100.0
fREF
01
1
fREF ÷ 2
25.0 – 50.0
fREF
1
0
25.0 – 50.0
fREF
25.0 – 50.0
fREF
25.0 – 50.0
fREF
10
1
fREF ÷ 2
12.5 – 25.0
fREF
1
0
12.5 – 25.0
fREF
12.5 – 25
fREF
12.5 – 25.0
fREF
11
1
fREF ÷ 2
6.25 – 12.5
fREF
相关PDF资料
PDF描述
MPC9608AC PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CFAR2 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CFA 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CAC 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CFA MPC900 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相关代理商/技术参数
参数描述
MPC961C 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE ZERO DELAY BUFFER
MPC961CAC 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC961CACR2 功能描述:IC BUFFER ZD 1:18 PLL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
MPC961CFA 功能描述:IC ZDB CMOS LV 1:18 32-LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
MPC961PAC 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel