- 您现在的位置：买卖IC网 > PDF目录26839 > MPC9608FAR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF资料下载
参数资料
| 型号： | MPC9608FAR2 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封装： | 7 X 7 MM, LQFP-32 |
| 文件页数： | 8/12页 |
| 文件大小： | 239K |
| 代理商： | MPC9608FAR2 |
MPC9608
TIMING SOLUTIONS
5
a.
AC characteristics apply for parallel output termination of 50
to V
TT.
b.
PLL mode requires PLL_EN = 0 to enable the PLL and zero-delay operation.
c.
In bypass mode, the MPC9608 divides the input reference clock.
d.
Applies for bank A and for bank B if BSEL = 0. If BSEL = 1, the minimum and maximum output frequency of bank B is divided by two.
e.
Calculation of reference duty cycle limits: DCREF, MIN =tPW, MIN * fREF *100% and DCREF, MAX = 100% – DCREF, MIN. For example, at
fREF = 100 MHz the input duty cycle range is 20% < DC < 80%.
f.
-3 dB point of PLL transfer characteristics.
TABLE 7. AC CHARACTERISTICS (VCC = 3.3 V ± 5%, TA = -40° to 85°C)a
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input reference frequency in PLL modeb
F_RANGE = 00
F_RANGE = 01
F_RANGE = 10
F_RANGE = 11
Input reference frequency in PLL bypass modec
100
50
25
12.5
0
200
100
50
25
200
MHz
fmax
Output Frequencyd
F_RANGE = 00
F_RANGE = 01
F_RANGE = 10
F_RANGE = 11
100
50
25
12.5
200
100
50
25
MHz
BSEL = 0
tPW, MIN
Reference Input Pulse Widthe
2.0
ns
tr, tf
CCLK Input Rise/Fall Time
1.0
ns
0.8 V to 2.0 V
t()
Propagation Delay (SPO) CCLK to FB_IN
fref = 100 MHz and above
fref = 12.5 MHz to 100 MHz
-175
-1.75% of tPER
+175
+1.75% of tPER
ps
PLL Locked
tSK(o)
Output-to-Output Skew
Within a bank
Bank-to-bank
All outputs, inluding QFB
80
100
150
ps
DC
Output Duty Cycle
45
50
55
%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.55 V to 2.4 V
tPLZ, HZ
Output Disable Time
10
ns
tPZL, LZ
Output Enable Time
10
ns
tJIT(CC)
Cycle-to-cycle jitter
150
ps
BSEL = 0
tJIT(PER)
Period Jitter
150
ps
BSEL = 0
tJIT()
I/O Phase Jitter
RMS (1
σ)
125
ps
BSEL = 0
BW
PLL closed loop bandwidthf
F_RANGE = 00
F_RANGE = 01
F_RANGE = 10
F_RANGE = 11
7 – 15
2 – 7
1 – 3
0.5 – 1.3
MHz
tLOCK
Maximum PLL Lock Time
10
ms
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9608AC | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFAR2 | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFA | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CAC | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFA | MPC900 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC961C | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE ZERO DELAY BUFFER |
| MPC961CAC | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MPC961CACR2 | 功能描述:IC BUFFER ZD 1:18 PLL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC961CFA | 功能描述:IC ZDB CMOS LV 1:18 32-LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC961PAC | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。