- 您现在的位置：买卖IC网 > PDF目录132979 > MR80C86/B (INTERSIL CORP) 16-BIT, 5 MHz, MICROPROCESSOR, CQCC44 PDF资料下载
参数资料
| 型号： | MR80C86/B |
| 厂商： | INTERSIL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 5 MHz, MICROPROCESSOR, CQCC44 |
| 封装： | CERAMIC, LCC-44 |
| 文件页数： | 31/36页 |
| 文件大小： | 693K |
| 代理商： | MR80C86/B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页
144
Pin Description
The following pin function descriptions are for 80C86 systems in either minimum or maximum mode. The “Local Bus” in these description is
the direct multiplexed bus interface connection to the 80C86 (without regard to additional bus buffers).
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
AD15-AD0
2-16, 39
I/O
ADDRESS DATA BUS: These lines constitute the time multiplexed memory/lO address (T1) and
data (T2, T3, TW, T4) bus. A0 is analogous to BHE for the lower byte of the data bus, pins D7-
D0. It is LOW during Ti when a byte is to be transferred on the lower portion of the bus in memory
or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A0 to con-
dition chip select functions (See BHE). These lines are active HIGH and are held at high imped-
ance to the last valid logic level during interrupt acknowledge and local bus “hold acknowledge”
or “grant sequence”.
A19/S6
A18/S5
A17/S4
A16/S3
35-38
O
ADDRESS/STATUS: During T1, these are the four most significant address lines for memory
operations. During I/O operations these lines are LOW. During memory and I/O operations, sta-
tus information is available on these lines during T2, T3, TW, T4. S6 is always LOW. The status
of the interrupt enable FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3
are encoded as shown.
This information indicates which segment register is presently being used for data accessing.
These lines are held at high impedance to the last valid logic level during local bus “hold ac-
knowledge” or “grant sequence”.
BHE/S7
34
O
BUS HIGH ENABLE/STATUS: During T1 the bus high enable signal (BHE) should be used to
enable data onto the most significant half of the data bus, pins D15-D8. Eight bit oriented devic-
es tied to the upper half of the bus would normally use BHE to condition chip select functions.
BHE is LOW during T1 for read, write, and interrupt acknowledge cycles when a byte is to be
transferred on the high portion of the bus. The S7 status information is available during T2, T3
and T4. The signal is active LOW, and is held at high impedance to the last valid logic level dur-
ing interrupt acknowledge and local bus “hold acknowledge” or “grant sequence”, it is LOW dur-
ing T1 for the first interrupt acknowledge cycle.
RD
32
O
READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, de-
pending on the state of the M/IO or S2 pin. This signal is used to read devices which reside on
the 80C86 local bus. RD is active LOW during T2, T3 and TW of any read cycle, and is guaran-
teed to remain HIGH in T2 until the 80C86 local bus has floated.
This line is held at a high impedance logic one state during “hold acknowledge” or “grand se-
quence”.
READY
22
I
READY: is the acknowledgment from the addressed memory or I/O device that will complete the
data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A Clock Gen-
erator to form READY. This signal is active HIGH. The 80C86 READY input is not synchronized.
Correct operation is not guaranteed if the Setup and Hold Times are not met.
S4
S3
CHARACTERISTICS
0
Alternate Data
01
Stack
1
0
Code or None
11
Data
BHE
A0
CHARACTERISTICS
0
Whole Word
0
1
Upper Byte From/to Odd Address
1
0
Lower Byte From/to Even address
11
None
80C86
相关PDF资料 |
PDF描述 |
|---|---|
| M41ST85WMH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| MB90522PFV | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120 |
| ML63193-XXXTC | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP144 |
| MB90F549GSPFF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MPD78C12ALA-XXX | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PQCC68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MR80C88 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88-2 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88-2B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR811 | 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。