- 您现在的位置：买卖IC网 > PDF目录132979 > MR80C86/B (INTERSIL CORP) 16-BIT, 5 MHz, MICROPROCESSOR, CQCC44 PDF资料下载
参数资料
| 型号： | MR80C86/B |
| 厂商： | INTERSIL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 5 MHz, MICROPROCESSOR, CQCC44 |
| 封装： | CERAMIC, LCC-44 |
| 文件页数： | 33/36页 |
| 文件大小： | 693K |
| 代理商： | MR80C86/B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页
146
DT/R
27
O
DATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use a data bus
transceiver. It is used to control the direction of data flow through the transceiver. Logically,
DT/R is equivalent to S1 in maximum mode, and its timing is the same as for M/IO (T = HIGH,
R = LOW). DT/R is held to a high impedance logic one during local bus “hold acknowledge”.
DEN
26
O
DATA ENABLE: provided as an output enable for a bus transceiver in a minimum system which
uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cy-
cles. For a read or INTA cycle it is active from the middle of T2 until the middle of T4, while for
a write cycle it is active from the beginning of T2 until the middle of T4. DEN is held to a high
impedance logic one during local bus “hold acknowledge”.
HOLD
HLDA
31, 30
I
O
HOLD: indicates that another master is requesting a local bus “hold”. To be an acknowledged,
HOLD must be active HIGH. The processor receiving the “hold” will issue a “hold acknowledge”
(HLDA) in the middle of a T4 or TI clock cycle. Simultaneously with the issuance of HLDA, the
processor will float the local bus and control lines. After HOLD is detected as being LOW, the
processor will lower HLDA, and when the processor needs to run another cycle, it will again drive
the local bus and control lines.
HOLD is not an asynchronous input. External synchronization should be provided if the system
cannot otherwise guarantee the setup time.
Maximum Mode System
The following pin function descriptions are for the 80C86 system in maximum mode (i.e., MN/MX - GND). Only the pin functions which are
unique to maximum mode are described below.
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
S0
S1
S2
26
27
28
O
STATUS: is active during T4, T1 and T2 and is returned to the passive state (1, 1, 1) during T3
or during TW when READY is HIGH. This status is used by the 82C88 Bus Controller to gener-
ate all memory and I/O access control signals. Any change by S2, S1 or S0 during T4 is used
to indicate the beginning of a bus cycle, and the return to the passive state in T3 or TW is used
to indicate the end of a bus cycle.
These signals are held at a high impedance logic one state during “grant sequence”.
Minimum Mode System (Continued)
The following pin function descriptions are for the 80C86 in minimum mode (i.e., MN/MX = VCC). Only the pin functions which are unique to
minimum mode are described; all other pin functions are as described below.
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
S2
S1
S0
CHARACTERISTICS
0
Interrupt Acknowledge
0
1
Read I/O Port
010
Write I/O Port
011
Halt
100
Code Access
1
0
1
Read Memory
1
0
Write Memory
111
Passive
80C86
相关PDF资料 |
PDF描述 |
|---|---|
| M41ST85WMH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| MB90522PFV | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120 |
| ML63193-XXXTC | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP144 |
| MB90F549GSPFF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MPD78C12ALA-XXX | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PQCC68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MR80C88 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88-2 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88-2B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR80C88B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR811 | 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。