- 您现在的位置：买卖IC网 > PDF目录22061 > MSC7115VM1000 (Freescale Semiconductor)DSP 16BIT W/DDR CTRLR 400-MAPBGA PDF资料下载
参数资料
| 型号： | MSC7115VM1000 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 18/56页 |
| 文件大小： | 0K |
| 描述： | DSP 16BIT W/DDR CTRLR 400-MAPBGA |
| 标准包装： | 90 |
| 系列： | StarCore |
| 类型： | SC1400 内核 |
| 接口： | 主机接口，I²C，UART |
| 时钟速率： | 266MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 400kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 400-LFBGA |
| 供应商设备封装： | 400-MAPBGA（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Specifications
MSC7115 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11
Freescale Semiconductor
25
2.5.4.2
DDR DRAM Output AC Timing Specifications
Table 19 and Table 20 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.
Table 19. DDR DRAM Output AC Timing
No.
Parameter
Symbol
Min
Max
Unit
Mask Set
1L44X
Mask Set
1M88B
200
CK cycle time, (CK/CK crossing)1
100 MHz (DDR200)
133 MHz (DDR266)
tCK
10
Not applicable
1.0
7.52
—
ns
204
An/RAS/CAS/WE/CKE output setup with respect to
CK
tDDKHAS
0.5
× tCK – 2250
0.5
× tCK – 1000
—
ps
205
An/RAS/CAS/WE/CKE output hold with respect to CK
tDDKHAX
0.5
× tCK – 1250
0.5
× tCK – 1000
—
ps
206
CSn output setup with respect to CK
tDDKHCS
0.5
× tCK – 2250
0.5
× tCK – 1000
—
ps
207
CSn output hold with respect to CK
tDDKHCX
0.5
× tCK – 1250
0.5
× tCK – 1000
—
ps
208
CK to DQSn2
tDDKHMH
–600
600
ps
209
Dn/DQMn output setup with respect to DQSn3
tDDKHDS,
tDDKLDS
0.25
× tMCK –
1050
0.25
× tCK – 750
—
ps
210
Dn/DQMn output hold with respect to DQSn3
tDDKHDX,
tDDKLDX
0.25
× tCK – 1050
0.25
× tCK – 750
—
ps
211
DQSn preamble start4
tDDKHMP
–0.25
× tCK
–0.25
× tCK
—ps
212
DQSn epilogue end5
tDDKHME
–600
600
ps
Notes:
1.
All CK/CK referenced measurements are made from the crossing of the two signals ±0.1 V.
2.
tDDKHMH can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe
arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered
when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle
increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing
occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal
assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 410 ps before
the CK/CK crossing and no later than 677 ps after the crossing time; the device uses 1087 ps of the skew budget (the interval
from –410 to +677 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the MSC711x Reference
Manual for details.
3.
Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe
should be centered inside of the data eye.
4.
Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to
programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this
reason, we reference from DQSn.
5.
All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition
there is no real “maximum” time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the
chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation.
相关PDF资料 |
PDF描述 |
|---|---|
| EBC17DRYI-S13 | CONN EDGECARD 34POS .100 EXTEND |
| ESC65DREH-S734 | CONN EDGECARD 130POS .100 EYELET |
| MAP40-3105 | PWR SUP TRI OUTPUT 40W 5V,12V-5V |
| MSC7115VF1000 | DSP 16BIT W/DDR CTRLR 400-MAPBGA |
| RBB60DHBT-S621 | EDGECARD 120POS DIP R/A .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC7115VM800 | 功能描述:IC DSP PROCESSOR 16BIT 400MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC7116 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC |
| MSC7116_08 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC |
| MSC7116VF1000 | 功能描述:数字信号处理器和控制器 - DSP, DSC 7116 STARLITE PB-BEARING RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| MSC7116VM1000 | 功能描述:数字信号处理器和控制器 - DSP, DSC 7116 STARLITE - PBF RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。