- 您现在的位置：买卖IC网 > PDF目录98043 > MSC8103VT1100F (FREESCALE SEMICONDUCTOR INC) 64-BIT, 68.75 MHz, OTHER DSP, PBGA332 PDF资料下载
参数资料
| 型号： | MSC8103VT1100F |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 64-BIT, 68.75 MHz, OTHER DSP, PBGA332 |
| 封装： | 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332 |
| 文件页数： | 9/104页 |
| 文件大小： | 1810K |
| 代理商： | MSC8103VT1100F |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
MSC8103 Network Digital Signal Processor, Rev. 11
1-8
Freescale Semiconductor
Signals/Connections
BR
Input/Output
Output
Input
Bus Request2
An output when an external arbiter is used. The MSC8103 asserts this pin to request ownership of
the bus.
An input when an internal arbiter is used. An external master should assert this pin to request bus
ownership from the internal arbiter.
BG
Input/Output
Output
Input
Bus Grant2
An output when an internal arbiter is used. The MSC8103 asserts this pin to grant bus ownership to
an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin to grant bus
ownership to the MSC8103.
ABB
IRQ2
Input/Output
Output
Input
Address Bus Busy1
The MSC8103 asserts this pin for the duration of the address bus tenure. Following an address
acknowledge (AACK) signal, which terminates the address bus tenure, the MSC8103 deasserts
ABB for a fraction of a bus cycle and then stops driving this pin.
The MSC8103 does not assume bus ownership while it this pin is asserted by an external bus
master.
Interrupt Request 21
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
TS
Input/Output
Bus Transfer Start
Signals the beginning of a new address bus tenure. The MSC8103 asserts this signal when one of
its internal bus masters (SC140 core or DMA controller) begins an address tenure. When the
MSC8103 senses this pin being asserted by an external bus master, it responds to the address bus
tenure as required (snoop if enabled, access internal MSC8103 resources, memory controller
support).
AACK
Input/Output
Address Acknowledge
A bus slave asserts this signal to indicate that it identified the address tenure. Assertion of this signal
terminates the address tenure.
ARTRY
Input
Address Retry
Assertion of this signal indicates that the bus transaction should be retried by the bus master. The
MSC8103 asserts this signal to enforce data coherency with its internal cache and to prevent
deadlock situations.
DBG
Input/Output
Output
Input
Data Bus Grant2
An output when an internal arbiter is used. The MSC8103 asserts this pin as an output to grant data
bus ownership to an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin as an input to
grant data bus ownership to the MSC8103.
DBB
IRQ3
Input/Output
Output
Input
Data Bus Busy1
The MSC8103 asserts this pin as an output for the duration of the data bus tenure. Following a TA,
which terminates the data bus tenure, the MSC8103 deasserts DBB for a fraction of a bus cycle and
then stops driving this pin.
The MSC8103 does not assume data bus ownership while DBB is asserted by an external bus
master.
Interrupt Request 31
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
D[0–31]
Input/Output
Data Bus Most Significant Word
In write transactions the bus master drives the valid data on this bus. In read transactions the slave
drives the valid data on this bus. In Host Port Disabled mode, these 32 bits are part of the 64-bit data
bus. In Host Port Enabled mode, these bits are used as the bus in 32-bit mode.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8103M1200F | 64-BIT, 75 MHz, OTHER DSP, PBGA332 |
| MSC8144EC | 0-BIT, 133 MHz, OTHER DSP, PBGA783 |
| MSC8144E | 0-BIT, 150 MHz, OTHER DSP, PBGA783 |
| MSC8152TVT1000B | RISC PROCESSOR, PBGA783 |
| MSC8154ETVT1000B | 0-BIT, OTHER DSP, PBGA783 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8103VT1200F | 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC81058 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81090 | 制造商:ASI 制造商全称:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR |
| MSC81111 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81118 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
发布紧急采购，3分钟左右您将得到回复。