- 您现在的位置：买卖IC网 > PDF目录69038 > MSC8126VT8000 (FREESCALE SEMICONDUCTOR INC) 0-BIT, 500 MHz, OTHER DSP, PBGA431 PDF资料下载
参数资料
| 型号： | MSC8126VT8000 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 500 MHz, OTHER DSP, PBGA431 |
| 封装： | 20 X 20 MM, LEAD FREE, PLASTIC, FCBGA-431 |
| 文件页数： | 8/48页 |
| 文件大小： | 1138K |
| 代理商： | MSC8126VT8000 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MSC8126 Quad Digital Signal Processor Data Sheet, Rev. 15
Electrical Characteristics
Freescale Semiconductor
16
The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs. When
systems such as DSP farms are developed using the DSI, use a device loading of 4 pF per pin. AC timings are based on a 20 pF
load, except where noted otherwise, and a 50
Ω transmission line. For loads smaller than 20 pF, subtract 0.06 ns per pF down
to 10 pF load. For loads larger than 20 pF, add 0.06 ns for SIU/Ethernet/DSI delay and 0.07 ns for GPIO/TDM/timer delay.
When calculating overall loading, also consider additional RC delay.
2.5.1
Output Buffer Impedances
2.5.2
Start-Up Timing
Starting the device requires coordination among several input sequences including clocking, reset, and power. Section 2.5.3
describes the clocking characteristics. Section 2.5.4 describes the reset and power-up characteristics. You must use the
following guidelines when starting up an MSC8126 device:
PORESET
and TRST must be asserted externally for the duration of the power-up sequence. See Table 11 for timing.
If possible, bring up the VDD and VDDH levels together. For designs with separate power supplies, bring up the VDD
CLKIN
should start toggling at least 16 cycles (starting after VDDH reaches its nominal level) before PORESET
CLKIN
must not be pulled high during VDDH power-up. CLKIN can toggle during this period.
Note:
See Section 3.1 for start-up sequencing recommendations and Section 3.2 for power supply design
recommendations.
The following figures show acceptable start-up sequence examples. Figure 6 shows a sequence in which VDD and VDDH are
raised together. Figure 7 shows a sequence in which VDDH is raised after VDD and CLKIN begins to toggle as VDDH rises.
Figure 5. Overshoot/Undershoot Voltage for VIH and VIL
Table 6. Output Buffer Impedances
Output Buffers
Typical Impedance (
Ω)
System bus
50
Memory controller
50
Parallel I/O
50
Note:
These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature.
GND
GND – 0.3 V
GND – 0.7 V
VIL
VIH
Must not exceed 10% of clock period
VDDH + 17%
VDDH + 8%
VDDH
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8126TMP6400 | 0-BIT, 400 MHz, OTHER DSP, PBGA431 |
| MSM5055 | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC94 |
| MSM6051L | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC102 |
| MSM5054L | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC74 |
| MSM60851TB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC81325M | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
| MSC81350M | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
| MSC81400M | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
| MSC81402 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIERS APPLICATIONS |
| MSC81406 | 制造商:STMicroelectronics 功能描述:6W 1400MHZ 28V - Bulk |
发布紧急采购，3分钟左右您将得到回复。