- 您现在的位置：买卖IC网 > PDF目录378679 > MSM82C37B-5RS (OKI SEMICONDUCTOR CO., LTD.) Programmable DMA Controller(可编程DMA控制器) PDF资料下载
参数资料
| 型号： | MSM82C37B-5RS |
| 厂商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | Programmable DMA Controller(可编程DMA控制器) |
| 中文描述： | 可编程DMA控制器（可编程DMA的控制器） |
| 文件页数： | 12/33页 |
| 文件大小： | 209K |
| 代理商： | MSM82C37B-5RS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
12/33
Semiconductor
MSM82C37B-5RS/GS/VJS
PIN FUNCTIONS
Power
V
CC
GND
Symbol
Pin Name
—
Input/Output
Function
+5 V power supply
Ground
—
Ground (0V) connection.
Clock
CLK
Input
Control of MSM82C37B-5 internal operations and data transfer
speed.
CS
is active-low input signal used for the CPU to select
the MSM82C37B-5 as an I/O device in an idle cycle.
Chip Select
CS
Input
Hold Acknowledge
HLDA
Input
HLDA is active-high input signal used to indicate that system bus
control has been released when a hold request is recieved by
the CPU.
DREQ is asynchronous DMA transfer request input signals.
Although these pins are switched to active-high by reset, they can
be programmed to become active-low. DMA requests are
received in accordance with a prescribed order of priority. DREQ
must be held until DACK becomes active.
DB is bidirectional three-state signals connected to the system
data bus, and which is used as an input/output of MSM82C37B-5
internal registers during idle cycles, and as an output of the eight
higher order bits of transfer addresses during active cycles.
Also used as input and output of transfer data during memory-
memory transfers.
Reset
RESET
Input
RESET is active-high asynchrounous input signal used to clear
command, status, request, temporary registers, and first/last F/F,
and to set mask register. The MSM82C37B-5 enters an idle cycle
following a RESET.
Ready
READY
Input
The read or write pulse width can be extended to accomodate
slow access memories and I/O devices when this input is
switched to low level. Note this input must not change within
the prescribed set-up/hold time.
I/O Read
IOR
Input/Output
IOR
is active-low bidirectional three-state signal used as an input
control signal for CPU reading of MSM82C37B-5 internal
registers during idle cycles, and as an output control signal for
reading I/O device transfer data in writing transfers during active
cycles.
IOW
is active-low bidirectional three-state signal used as an input
control signal for CPU writing of MSM82C37B-5 internal registers
during idle cycles, and as an output control signal for writing I/O
device transfer data in writing transfers during active cycles.
I/O Write
IOW
Input/Output
DMA Request
0 - 3 Channels
DREQ
0
-
DREQ
3
Input
Data Bus 0 - 7
DB
0
- DB
7
Input/Output
相关PDF资料 |
PDF描述 |
|---|---|
| MSM82C37B-5VJS | Programmable DMA Controller(可编程DMA控制器) |
| MSM82C51A-2(中文) | Universal Synchronous Asynchronous Receiver Transmitter(通用同步/异步接收发送器,同步通讯最高可达64Kbps,异步通讯最高可达38.4Kbps) |
| MSM82C51A-2 | Universal Synchronous Asynchronous Receiver Transmitter(通用同步/异步接收发送器,同步通讯最高可达64Kbps,异步通讯最高可达38.4Kbps) |
| MSM82C53-2 | Programmable Universal Timers(可编程中断定时器,最高计数频率8MHz) |
| MSM82C54-2 | Programmable Universal Timers(可编程中断定时器,最高计数频率10MHz) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSM82C37B-5VJS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:PROGRAMMABLE DMA CONTROLLER |
| MSM82C43 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:INPUT/OUTPUT PORT EXPANDER |
| MSM82C51A-2GS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER |
| MSM82C51A-2GS-K | 制造商:OK International 功能描述:USART, 32 Pin, Plastic, SOP 制造商:OKI Semiconductor 功能描述:USART, 32 Pin, Plastic, SOP |
| MSM82C51A-2JS | 制造商:ROHM Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。