- 您现在的位置：买卖IC网 > PDF目录4093 > MT42L64M64D2MC-3 IT:A (Micron Technology Inc)IC DDR2 SDRAM 2GBIT 240FBGA PDF资料下载
参数资料
| 型号： | MT42L64M64D2MC-3 IT:A |
| 厂商： | Micron Technology Inc |
| 文件页数： | 9/164页 |
| 文件大小： | 0K |
| 描述： | IC DDR2 SDRAM 2GBIT 240FBGA |
| 标准包装： | 1,000 |
| 格式 - 存储器： | RAM |
| 存储器类型： | 移动 LPDDR2 SDRAM |
| 存储容量： | 4G（64M x 64） |
| 速度： | 333MHz |
| 接口： | 并联 |
| 电源电压： | 1.14 V ~ 1.3 V |
| 工作温度： | -25°C ~ 85°C |
| 封装/外壳： | 240-WFBGA |
| 供应商设备封装： | 240-FBGA（14x14） |
| 包装： | 散装 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Features
List of Tables
Table 1: Key Timing Parameters ....................................................................................................................... 1
Table 2: Single Channel S4 Configuration Addressing ........................................................................................ 2
Table 3: Dual Channel S4 Configuration Addressing .......................................................................................... 2
Table 4: 128 Meg x 16 I DD Specifications ......................................................................................................... 12
Table 5: 64 Meg x 32 I DD Specifications ........................................................................................................... 13
Table 6: I DD6 Partial-Array Self Refresh Current ............................................................................................... 15
Table 7: Ball/Pad Descriptions ....................................................................................................................... 38
Table 8: Initialization Timing Parameters ....................................................................................................... 42
Table 9: Power-Off Timing ............................................................................................................................. 43
Table 10: Mode Register Assignments ............................................................................................................. 44
Table 11: MR0 Device Information (MA[7:0] = 00h) ......................................................................................... 45
Table 12: MR0 Op-Code Bit Definitions .......................................................................................................... 45
Table 13: MR1 Device Feature 1 (MA[7:0] = 01h) .............................................................................................. 45
Table 14: MR1 Op-Code Bit Definitions .......................................................................................................... 45
Table 15: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC) ................................. 46
Table 16: No-Wrap Restrictions ...................................................................................................................... 47
Table 17: MR2 Device Feature 2 (MA[7:0] = 02h) .............................................................................................. 47
Table 18: MR2 Op-Code Bit Definitions .......................................................................................................... 48
Table 19: MR3 I/O Configuration 1 (MA[7:0] = 03h) ......................................................................................... 48
Table 20: MR3 Op-Code Bit Definitions .......................................................................................................... 48
Table 21: MR4 Device Temperature (MA[7:0] = 04h) ........................................................................................ 48
Table 22: MR4 Op-Code Bit Definitions .......................................................................................................... 49
Table 23: MR5 Basic Configuration 1 (MA[7:0] = 05h) ...................................................................................... 49
Table 24: MR5 Op-Code Bit Definitions .......................................................................................................... 49
Table 25: MR6 Basic Configuration 2 (MA[7:0] = 06h) ...................................................................................... 49
Table 26: MR6 Op-Code Bit Definitions .......................................................................................................... 50
Table 27: MR7 Basic Configuration 3 (MA[7:0] = 07h) ...................................................................................... 50
Table 28: MR7 Op-Code Bit Definitions .......................................................................................................... 50
Table 29: MR8 Basic Configuration 4 (MA[7:0] = 08h) ...................................................................................... 50
Table 30: MR8 Op-Code Bit Definitions .......................................................................................................... 50
Table 31: MR9 Test Mode (MA[7:0] = 09h) ....................................................................................................... 51
Table 32: MR10 Calibration (MA[7:0] = 0Ah) ................................................................................................... 51
Table 33: MR10 Op-Code Bit Definitions ........................................................................................................ 51
Table 34: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh) ......................................................................................... 51
Table 35: MR16 PASR Bank Mask (MA[7:0] = 010h) .......................................................................................... 51
Table 36: MR16 Op-Code Bit Definitions ........................................................................................................ 51
Table 37: MR17 PASR Segment Mask (MA[7:0] = 011h) .................................................................................... 52
Table 38: MR17 PASR Segment Mask Definitions ............................................................................................ 52
Table 39: MR17 PASR Row Address Ranges in Masked Segments ...................................................................... 52
Table 40: Reserved Mode Registers ................................................................................................................. 52
Table 41: MR63 RESET (MA[7:0] = 3Fh) – MRW Only ....................................................................................... 53
Table 42: Bank Selection for PRECHARGE by Address Bits ............................................................................... 69
Table 43: PRECHARGE and Auto Precharge Clarification ................................................................................. 73
Table 44: REFRESH Command Scheduling Separation Requirements .............................................................. 75
Table 45: Bank and Segment Masking Example ............................................................................................... 84
Table 46: Temperature Sensor Definitions and Operating Conditions .............................................................. 88
Table 47: Data Calibration Pattern Description ............................................................................................... 90
Table 48: Truth Table for MRR and MRW ........................................................................................................ 91
Table 49: Command Truth Table ................................................................................................................... 105
Table 50: CKE Truth Table ............................................................................................................................. 106
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
9
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70125L35JI | IC SRAM 18KBIT 35NS 52PLCC |
| IDT70121L35JI | IC SRAM 18KBIT 35NS 52PLCC |
| IDT70V34S25PF8 | IC SRAM 72KBIT 25NS 100TQFP |
| IDT70V34S20PF8 | IC SRAM 72KBIT 20NS 100TQFP |
| IDT70V24S35PF8 | IC SRAM 64KBIT 35NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。