参数资料
型号: MTB50N06VLT4
厂商: ON SEMICONDUCTOR
元件分类: JFETs
英文描述: 42 A, 60 V, 0.032 ohm, N-CHANNEL, Si, POWER, MOSFET
封装: D2PAK-3
文件页数: 8/12页
文件大小: 100K
代理商: MTB50N06VLT4
MTB50N06VL
http://onsemi.com
5
VDS
,DRAIN-T
O-SOURCE
VOL
TAGE
(VOL
TS)
V GS
,GA
TE-T
O-SOURCE
VOL
TAGE
(VOL
TS)
DRAIN–TO–SOURCE DIODE CHARACTERISTICS
0.5
0.7
0.85
0.9
10
VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS)
Figure 8. Gate–To–Source and Drain–To–Source
Voltage versus Total Charge
I S
,SOURCE
CURRENT
(AMPS)
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
RG, GATE RESISTANCE (OHMS)
1
10
100
t,TIME
(ns)
TJ = 25°C
ID = 42 A
VDD = 30 V
VGS = 5 V
TJ = 25°C
VGS = 0 V
Figure 10. Diode Forward Voltage versus Current
0
QT, TOTAL CHARGE (nC)
10
20
40
50
30
TJ = 25°C
ID = 42 A
0
15
20
1000
100
10
1
2
0
12
6
4
30
25
0
tf
td(off)
td(on)
tr
VGS
Q2
5
Q3
QT
Q1
VDS
0.8
0.75
0.55
0.65
0.6
10
15
20
8
10
25
5
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain–to–source voltage and
drain current that a transistor can handle safely when it is
forward biased. Curves are based upon maximum peak
junction temperature and a case temperature (TC) of 25°C.
Peak repetitive pulsed power limits are determined by using
the thermal response data in conjunction with the procedures
discussed
in
AN569,
“Transient
Thermal
Resistance–General Data and Its Use.”
Switching between the off–state and the on–state may
traverse any load line provided neither rated peak current
(IDM) nor rated voltage (VDSS) is exceeded and the
transition time (tr,tf) do not exceed 10 s. In addition the total
power averaged over a complete switching cycle must not
exceed (TJ(MAX) – TC)/(R
θJC).
A Power MOSFET designated E–FET can be safely used
in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance
dissipated in the transistor while in avalanche must be less
than the rated limit and adjusted for operating conditions
differing from those specified. Although industry practice is
to rate in terms of energy, avalanche energy capability is not
a constant. The energy rating decreases non–linearly with an
increase of peak current in avalanche and peak junction
temperature.
Although many E–FETs can withstand the stress of
drain–to–source avalanche at currents up to rated pulsed
current (IDM), the energy rating is specified at rated
continuous current (ID), in accordance with industry
custom. The energy rating must be derated for temperature
as shown in the accompanying graph (Figure 12). Maximum
energy at currents below rated continuous ID can safely be
assumed to equal the values indicated.
相关PDF资料
PDF描述
MTB50N06VL 42 A, 60 V, 0.032 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB50P03HDLT4 50 A, 30 V, 0.03 ohm, P-CHANNEL, Si, POWER, MOSFET
MTB52N06VLT4 52 A, 60 V, 0.025 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB52N06VL 52 A, 60 V, 0.025 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB52N06VLT4G 52 A, 60 V, 0.025 ohm, N-CHANNEL, Si, POWER, MOSFET
相关代理商/技术参数
参数描述
MTB50N06VT4 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 60V 42A 3-Pin(2+Tab) D2PAK T/R
MTB50P03HDL 功能描述:MOSFET 30V 50A Logic Level RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50P03HDLG 功能描述:MOSFET PFET 30V 50A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50P03HDLT4 功能描述:MOSFET 30V 50A Logic Level RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50P03HDLT4G 功能描述:MOSFET PFET D2PAK 30V 50A 25mOhm RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube