参数资料
型号: MTB50P03HDL
厂商: MOTOROLA INC
元件分类: JFETs
英文描述: TMOS POWER FET LOGIC LEVEL 50 AMPERES 30 VOLTS
中文描述: 50 A, 30 V, 0.03 ohm, P-CHANNEL, Si, POWER, MOSFET
文件页数: 8/12页
文件大小: 182K
代理商: MTB50P03HDL
8
Motorola TMOS Power MOSFET Transistor Device Data
INFORMATION FOR USING THE D2PAK SURFACE MOUNT PACKAGE
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the total
design. The footprint for the semiconductor packages must be
the correct size to ensure proper solder connection interface
between the board and the package. With the correct pad
geometry, the packages will self align when subjected to a
solder reflow process.
mm
inches
0.74
18.79
0.065
1.651
0.07
1.78
0.14
3.56
0.330
8.38
0.420
10.66
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
The power dissipation for a surface mount device is a
function of the drain pad size. These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a surface
mount device is determined by TJ(max), the maximum rated
junction temperature of the die, R
θ
JA, the thermal resistance
from the device junction to ambient, and the operating
temperature, TA. Using the values provided on the data sheet,
PD can be calculated as follows:
PD =
TJ(max) – TA
R
θ
JA
The values for the equation are found in the maximum
ratings table on the data sheet. Substituting these values into
the equation for an ambient temperature TA of 25
°
C, one can
calculate the power dissipation of the device. For a D2PAK
device, PD is calculated as follows.
PD =
150
°
C – 25
°
C
50
°
C/W
= 2.5 Watts
The 50
°
C/W for the D2PAK package assumes the use of the
recommended footprint on a glass epoxy printed circuit board
to achieve a power dissipation of 2.5 Watts. There are other
alternatives to achieving higher power dissipation from the
surface mount packages. One is to increase the area of the
drain pad. By increasing the area of the drain pad, the power
dissipation can be increased. Although one can almost double
the power dissipation with this method, one will be giving up
area on the printed circuit board which can defeat the purpose
of using surface mount technology. For example, a graph of
R
θ
JA versus drain pad area is shown in Figure 17.
Figure 17. Thermal Resistance versus Drain Pad
Area for the D2PAK Package (Typical)
2.5 Watts
A, AREA (SQUARE INCHES)
Board Material = 0.0625
G–10/FR–4, 2 oz Copper
TA = 25
°
C
60
70
50
40
30
20
16
14
12
10
8
6
4
2
0
3.5 Watts
5 Watts
T
°
R
θ
Another alternative would be to use a ceramic substrate or
an aluminum core board such as Thermal Clad
. Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
相关PDF资料
PDF描述
MTB75N03HDL TMOS POWER FET LOGIC LEVEL 75 AMPERES 25 VOLTS
MTB8N50E TMOS POWER FET 8.0 AMPERES 500 VOLTS
MTD1P50E TMOS POWER FET 1.0 AMPERES 500 VOLTS 15 OHM
MTD2N40E TMOS POWER FET 2.0 AMPERES 400 VOLTS RDS(on) = 3.5 OHM
MTD2N50E TMOS POWER FET 2.0 AMPERES 500 VOLTS RDS(on) = 3.6 OHM
相关代理商/技术参数
参数描述
MTB50P03HDLG 功能描述:MOSFET PFET 30V 50A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50P03HDLT4 功能描述:MOSFET 30V 50A Logic Level RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50P03HDLT4G 功能描述:MOSFET PFET D2PAK 30V 50A 25mOhm RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MTB50SA 制造商:未知厂家 制造商全称:未知厂家 功能描述:Full-Size (7.3mm or 4.7mm height)
MTB50SAM 制造商:未知厂家 制造商全称:未知厂家 功能描述:Full-Size (7.3mm or 4.7mm height)