- 您现在的位置：买卖IC网 > PDF目录45594 > MUAC8K64-70TDI SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | MUAC8K64-70TDI |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 10/32页 |
| 文件大小： | 504K |
| 代理商： | MUAC8K64-70TDI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
MUAC Routing CoProcessor (RCP) Family
Control State Descriptions
18
Rev. 4
CONTROL STATE DESCRIPTIONS
REGISTER READ/WRITE
Control State:
No Operation
Mnemonic:
NOP Binary
Binary Op-Code: XXX XXX 000 011
/W: LOW
/AV: HIGH
PA:AA: n/c
Scope: n/a
Description: No operation. The device performs no
operation during the cycle. No existing states change. DSC
must be LOW.
Control State:
Read Next Free Address
Mnemonic:
RD NFA
Binary Op-Code: XXX XXX 000 011
/W: HIGH
/AV: HIGH
PA:AA: n/c
Scope: NFD
Description: Reads the value of the Next Free address on
the DQ11–0/DQ12–0 bus. In a vertically cascaded system
this will be in the device whose /FI=LOW and /FF=HIGH,
and at the highest-priority location whose Validity bit is set
HIGH. This value is the address of the location where a
subsequent Write at Next Free Address cycle will be
written. The Page address of the device value is output
DQ19–16; DQ31–20 are LOW. DSC must be LOW.
Control State:
Write Address Register
Mnemonic:
WR AR{MRnnn}
Binary Op-Code: XXX nnn 000 100
/W: LOW
/AV: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to the
Address register. The write is masked by the contents of
Mask Register nnn. When nnn=000 no mask is used; when
masking is selected, only bits in the addressed location
that correspond to LOW values in the selected mask
register are updated. DSC must be LOW.
Control State:
Read Address Register
Mnemonic:
RD AR
Binary Op-Code: XXX XXX 000 100
/W: HIGH
/AV: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Address register to
the DQ31–0 bus. DSC must be LOW.
Control State:
Write Configuration Register
Mnemonic:
WR FR{MRnnn}
Binary Op-Code: XXX nnn 000 110
/W: LOW
/AV: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to the
Configuration register. The write is masked by the
contents of Mask Register nnn. When nnn=000 no mask is
used; when masking is selected, only bits in the addressed
location that correspond to LOW values in the selected
mask register are updated. DSC must be LOW.
Control State:
Read Configuration Register
Mnemonic:
RD FR
Binary Op-Code: XXX XXX 000 110
/W: HIGH
/AV: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Configuration
register to the DQ31–0 bus. DSC must be LOW.
Control State:
Write Device Select Register
Mnemonic:
WR DS{MRnnn}
Binary Op-Code: XXX nnn 001 000
/W: LOW
/AV: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to the
Device Select register. The write is masked by the contents
of Mask Register nnn. When nnn=000 no mask is used;
when masking is selected, only bits in the addressed
location that correspond to LOW values in the selected
mask register are updated. DSC must be LOW.
Control State:
Read Device Select Register
Mnemonic:
RD DS
Binary Op-Code: XXX XXX 001 000
/W: HIGH
AV: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Device Select
register to the DQ31–0 bus. DSC must be LOW.
Control State:
Read Status Register
Mnemonic:
RD SR
Binary Op-Code: XXX XXX 000 111
/W: HIGH
/AV: HIGH
PA:AA: n/c
Scope: HPD/S
Description: Reads the contents of the Status register to
the DQ31–0 bus. After a Comparison or Read/Write at
Highest-Priority
Matching
Address
cycle
only
the
highest-priority device with a match responds to this
control
state;
in
the
event
of
a
mismatch,
the
lowest-priority device responds. After a random access
Read or Write cycle into the Memory array, RD SR will
take place in any selected device. DSC must be LOW.
Control State:
Write Comparand Register
Mnemonic:
WRs CR{MRnnn}
Binary Op-Code: XXX nnn 000 101
/W: LOW
/AV: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to bits
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the
Comparand register. The write is masked by bits 31–0
(DSC LOW) or 63-32 (DSC HIGH) of Mask Register nnn.
When nnn=000 no mask is used; when masking is
selected, only bits in the addressed location that
correspond to LOW values in the selected mask register
are updated.
相关PDF资料 |
PDF描述 |
|---|---|
| MUNICH128X | 4 CHANNEL(S), 8.192M bps, LOCAL AREA NETWORK CONTROLLER, PQFP160 |
| MUPA64K16-15TJI | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP128 |
| MUR1005FCT | 10 A, 50 V, SILICON, RECTIFIER DIODE, TO-220AB |
| MUR1020FCT | 10 A, 200 V, SILICON, RECTIFIER DIODE, TO-220AB |
| MUR1030FCT | 10 A, 300 V, SILICON, RECTIFIER DIODE, TO-220AB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MUB08A | 制造商:NSC 制造商全称:National Semiconductor 功能描述:1W, Bypass-Capacitor-less Audio Amplifier with Internal Selectable Gain |
| MUB25-10DZ | 制造商:SMC Corporation of America 功能描述:Cylinder, compact, plate, dbl act, 25mm |
| MUB31DH | 制造商:MICRO-ELECTRONICS 制造商全称:Micro Electronics 功能描述:LOW CURRENT HIGH EFFICIENCY LED |
| MUB32DH | 制造商:MICRO-ELECTRONICS 制造商全称:Micro Electronics 功能描述:ULTRA HIGH BRIGHTNESS RED LED LAMP |
| MUB32DH-5 | 制造商:MICRO-ELECTRONICS 制造商全称:Micro Electronics 功能描述:LOW CURRENT HIGH EFFICIENCY RED LED LAMP |
发布紧急采购，3分钟左右您将得到回复。