- 您现在的位置：买卖IC网 > PDF目录188952 > MX29F400TMI-70 (MACRONIX INTERNATIONAL CO LTD) 256K X 16 FLASH 5V PROM, 70 ns, PDSO44 PDF资料下载
参数资料
| 型号： | MX29F400TMI-70 |
| 厂商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分类： | PROM |
| 英文描述： | 256K X 16 FLASH 5V PROM, 70 ns, PDSO44 |
| 封装： | 0.500 INCH, PLASTIC, MO-175, SOP-44 |
| 文件页数： | 2/45页 |
| 文件大小： | 722K |
| 代理商： | MX29F400TMI-70 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
10
P/N:PM0439
MX29F400T/B
REV. 1.9, APR. 03, 2002
ERASE SUSPEND
This command only has meaning while the state ma-
chine is executing Automatic Sector Erase operation,
and therefore will only be responded during Automatic
Sector Erase operation. When the Erase Suspend com-
mand is written during a sector erase operation, the de-
vice requires a maximum of 100us to suspend the erase
operations. However, When the Erase Suspend command
is written during the sector erase time-out, the device
immediately terminates the time-out period and suspends
the erase operation. After this command has been ex-
ecuted, the command register will initiate erase suspend
mode. The state machine will return to read mode auto-
matically after suspend is ready. At this time, state ma-
chine only allows the command register to respond to
the Read Memory Array, Erase Resume and program
commands.
The system can determine the status of the program
operation using the Q7 or Q6 status bits, just as in the
standard program operation. After an erase-suspend pro-
gram operation is complete, the system can once again
read array data within non-suspended sectors.
ERASE RESUME
This command will cause the command register to clear
the suspend state and return back to Sector Erase mode
but only if an Erase Suspend command was previously
issued. Erase Resume will not have any effect in all
other conditions. Another Erase Suspend command can
be written after the chip has resumed erasing.
SET-UP AUTOMATIC PROGRAM
COMMANDS
To initiate Automatic Program mode, A three-cycle com-
mand sequence is required. There are two "unlock" write
cycles. These are followed by writing the Automatic Pro-
gram command A0H.
Once the Automatic Program command is initiated, the
next WE or CE, pulse causes a transition to an active
programming operation. Addresses are latched on the
falling edge, and data are internally latched on the
rising edge of the WE or CE, whichever happens first,
pulse. The rising edge of WE or CE, whichever happens
first, also begins the programming operation. The sys-
tem is not required to provide further controls or timings.
The device will automatically provide an adequate inter-
nally generated program pulse and verify margin.
If the program operation was unsuccessful, the data on
Q5 is "1"(see Table 4), indicating the program operation
exceed internal timing limit.The automatic programming
operation is completed when the data read on Q6 stops
toggling for two consecutive read cycles and the data
on Q7 and Q6 are equivalent to data written to these two
bits, at which time the device returns to the Read mode(no
program verify command is required).
DATA POLLING-Q7
The MX29F400T/B also features Data Polling as a
method to indicate to the host system that the Auto-
matic Program or Erase algorithms are either in progress
or completed.
While the Automatic Programming algorithm is in opera-
tion, an attempt to read the device will produce the
complement data of the data last written to Q7. Upon
completion of the Automatic Program Algorithm an at-
tempt to read the device will produce the true data last
written to Q7. The Data Polling feature is valid after the
rising edge of the fourth WE or CE, whichever happens
first, pulse of the four write pulse sequences for auto-
matic program.
While the Automatic Erase algorithm is in operation, Q7
will read "0" until the erase operation is competed. Upon
completion of the erase operation, the data on Q7 will
read "1". The Data Polling feature is valid after the rising
edge of the sixth WE or CE, whichever happens first
pulse of six write pulse sequences for automatic chip/
sector erase.
The Data Polling feature is active during Automatic Pro-
gram/Erase algorithm or sector erase time-out. (see sec-
tion Q3 Sector Erase Timer)
RY/BY:Ready/Busy
The RY/BY is a dedicated, open-drain output pin that
indicates whether an Automatic Erase/Program algorithm
is in progress or complete. The RY/BY status is valid
after the rising edge of the final WE or CE, whichever
happens first, pulse in the command sequence. Since
RY/BY is an open-drain output, several RY/BY pins can
be tied together in parallel with a pull-up resistor to Vcc.
相关PDF资料 |
PDF描述 |
|---|---|
| MX2J080160-2C | 4000 MHz - 8000 MHz RF/MICROWAVE FREQUENCY DOUBLER, 13 dB CONVERSION LOSS-MAX |
| MX3-8X8-I2C-13-9/LT-FC/APC-1 | FIBER OPTIC SWITCH, 1290-1330nm, 8X8PORT, FC/APC CONNECTOR |
| MX3-MXN-I2C-13-9/LT-FC/APC-1 | FIBER OPTIC SWITCH, 1290-1330nm, 8X8PORT, FC/APC CONNECTOR |
| MX3-MXN-I2C-13-9/LT-FC/SPC-1 | FIBER OPTIC SWITCH, 1290-1330nm, 8X8PORT, FC/SPC CONNECTOR |
| MX3-MXN-I2C-13-9/LT-FC/SPC-X | FIBER OPTIC SWITCH, 1290-1330nm, 8X8PORT, FC/SPC CONNECTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MX29F400TTA-12 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
| MX29F400TTA-90 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
| MX29F400TTC-12 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
| MX29F400TTC-55 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
| MX29F400TTC-70 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
发布紧急采购，3分钟左右您将得到回复。