参数资料
型号: N74F109D-T
厂商: NXP SEMICONDUCTORS
元件分类: 锁存器
英文描述: Positive J-Knot positive edge-triggered flip-flops - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; F<sub>max</sub>: 125 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -1/+20 mA ; Propagation delay: 6.2 ns; Voltage: 4.5-5.5 V
中文描述: F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
封装: 3.9 MM, PLASTIC, SOT109-1, SO-16
文件页数: 5/10页
文件大小: 95K
代理商: N74F109D-T
Philips Semiconductors
Product specification
74F109
Postive J-K positive edge-triggered flip-flops
October 23, 1990
4
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST CONDITIONS1
LIMITS
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS1
MIN
TYP2
MAX
UNIT
VO
High level output voltage
VCC = MIN, VIL = MAX,
IO = MAX
±10%V
CC
2.5
V
VOH
High-level output voltage
VCC
MIN, VIL
MAX,
VIH = MIN
IOH = MAX
±5%V
CC
2.7
3.4
V
VO
Low level output voltage
VCC = MIN, VIL = MAX,
IOL = MAX
±10%V
CC
0.30
0.50
V
VOL
Low-level output voltage
VCC
MIN, VIL
MAX,
VIH = MIN
±5%V
CC
0.30
0.50
V
VIK
Input clamp voltage
VCC = MIN, II = IIK
–0.73
–1.2
V
II
Input current at maximum input voltage
VCC = MAX, VI = 7.0V
100
A
IIH
High-level input current
VCC = MAX, VI = 2.7V
20
A
I
Low level input current
J, K, CPn
VCC = MAX, VI = 0.5V
–0.6
mA
IIL
Low-level input current
SDn, RDn
VCC = MAX, VI = 0.5V
–1.8
mA
IOS
Short-circuit output current3
VCC = MAX
-60
–150
mA
ICC
Supply current4 (total)
VCC = MAX
12.3
17
mA
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at VCC = 5V, Tamb = 25°C.
3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, IOS tests should be performed last.
4. Measure ICC with the clock input grounded and all outputs open, then with Q and Q outputs high in turn.
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
fMAX
Maximum clock frequency
Waveform 1
90
125
90
MHz
tPLH
tPHL
Propagation delay
CPn to Qn or Qn
Waveform 1
3.8
4.4
5.3
6.2
7.0
8.0
3.8
4.4
8.0
9.2
3.8
4.4
9.0
9.2
ns
tPLH
tPHL
Propagation delay
SDn, RD to Qn or Qn
Waveform 2, 3
3.2
3.5
5.2
7.0
9.0
3.2
3.5
8.0
10.5
2.8
3.5
9.0
10.5
ns
AC SETUP REQUIREMENTS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
tsu (H)
tsu(L)
Setup time, high or low
Dn to CPn
Waveform 1
3.0
ns
th (H)
th (L)
Hold time, high or low
Dn to CPn
Waveform 1
1.0
ns
tw (H)
tw (L)
CP pulse width,
high or low
Waveform 1
4.0
5.0
4.0
5.0
4.0
5.0
ns
tw (L)
SDn or RDn pulse width,
low
Waveform 2
4.0
ns
trec
Recovery time
SDn or RDn to CP
Waveform 3
2.0
ns
相关PDF资料
PDF描述
N74F1244D-T Octal buffer (3-State) - Description: Buffer/Light Load F244 (3-State) ; Logic switching levels: TTL ; Number of pins: 20 ; Output drive capability: -15/+64 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V
N74F125D-T Quad buffers (3-State) - Description: Quad Buffer/Line Driver with Active LOW Output Enable (3-State) ; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -15/+64 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V
N74F126D-T Quad buffers (3-State) - Description: Quad Buffer/Line Driver with Active HIGH Output Enable (3-State) ; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -15/+64 mA ; Propagation delay: 5 ns; Voltage: 4.5-5.5 V
N74F138D-T 1-of-8 decoder/demultiplexer - Description: 3-to-8 Line Decoder/Demultiplexer; Inverting ; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 6.1 ns; Voltage: 4.5-5.5 V
N74F139D-T Dual 1-of-4 decoder/demultiplexer - Description: Dual 2-to-4 Line Decoder/Demultiplexer ; Logic switching levels: TTL ; Number of pins: 16 ; Output drive capability: -1/+20 mA ; Propagation delay: 5.3 ns; Voltage: 4.5-5.5 V
相关代理商/技术参数
参数描述
N74F109N 功能描述:触发器 DUAL J-K POS EDGE RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel
N74F109N,602 功能描述:触发器 DUAL J-K POS EDGE RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel
N74F10D 功能描述:逻辑门 TRIPLE 3-INPUT NAND GATE RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel
N74F10D,602 功能描述:逻辑门 TRIPLE 3-INPUT NAND RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel
N74F10D,623 功能描述:逻辑门 TRIPLE 3-INPUT NAND RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel