参数资料
| 型号： | NB4L7210MNG |
| 厂商： | ON Semiconductor |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC CLK BUFF MUX 2:10 2GHZ 52-QFN |
| 标准包装： | 260 |
| 类型： | 扇出缓冲器（分配），多路复用器 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:10 |
| 差分 - 输入:输出： | 是/是 |
| 输入： | CML，LVCMOS，LVDS，LVPECL，LVTTL |
| 输出： | LVPECL |
| 频率 - 最大： | 2GHz |
| 电源电压： | 2.375 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 52-VFQFN 裸露焊盘 |
| 供应商设备封装： | 52-QFN（8x8） |
| 包装： | 托盘 |
NB4L7210
http://onsemi.com
5
Symbol
Characteristic
Min
Typ
Max
Unit
VOUTPP Output Voltage Amplitude @ VINPPmin (See Figure 9)
fin = 100 MHz
fin = 1 GHz
650
530
800
790
875
960
mV
tPLH,
tPHL
Propagation Delay to (See Figure 9)
CLK/CLK to Qx/Qx (Note 7)
SCLK to SDATAOUT Measured at 1.5 V
610
6.5
725
20
875
30.8
ps
ns
tSKEW
Duty Cycle Skew (Note 8)
Within Device Skew
Device to Device Skew (Note 8)
5
0
2
5
20
10
35
200
ps
ts
Setup Time
SDATA to SCLK Measured at 1.5 V
SCLK to SLOAD+ Measured at 1.5 V
150
1000
115
ps
Th
Hold Time
SDATA to SCLK
325
345
365
ps
PWmin
Minimum Pulse Width
SLOAD
2.0
ns
tJIT()
RMS Phase Jitter, Integration Range 12 KHz to 20 MHz
@155.52 MHz
@ 622.08 MHz
See Fig 10
See Fig 11
fs
tJITTER
TIE Rj (10,000 Cycles)
@155.52 MHz
@ 622.08 MHz
Crosstalk RMS Jitter RMS (1000 Cycles) (Note 9)
1.7
0.63
3.9
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration, measured Singleended on each input)
150
750
1200
mV
tr , tf
Output Risetime and Falltime
Qx/Qx (20% to 80%)
SDATAOUT (0.8 V 2.0 V)
120
0.88
185
10
260
15
ps
ns
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
6. Measured by forcing VINPP (Typ 750 mVPP) from a 50% duty cycle clock source. Q/Q Outputs loaded with 50 W to VCC 2.0 V (See Figure 16).
SCLK, SDATA and SLOAD at LOW SDATAOUT loaded 20 kW and 15 pF to GND.
7. Measured from the input pair crosspoint to each single output pair crosspoint.
8. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw and Tpw+.
9. 155.52 MHz @ 750 mVPP input on measured output, 161.13 MHz @ 850 mVPP input on all other others.
相关PDF资料 |
PDF描述 |
|---|---|
| NB4N121KMNG | IC CLK BUFFER 1:21 400MHZ 52-QFN |
| NB4N316MDTR2G | IC RCVR-CML DRVR/XLATOR 8-TSSOP |
| NB4N441MNG | IC SYNTH PLL CLK LVPECL 24-QFN |
| NB4N527SMNR2 | IC DRVR/RCVR/BUFF/XLATOR 16-QFN |
| NB4N855SMR4G | IC DRVR/RCVR/BUFF/XLATOR MICRO10 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NB4L7210MNTXG | 制造商:ON Semiconductor 功能描述:DIFF HSTL ECL PECL CLK - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述:REEL / DIFF HSTL ECL PECL CLK |
| NB4L858M | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and Internal Termination |
| NB4L858MFAG | 功能描述:模拟和数字交叉点 IC DD CLK/DATA 2X2 CRPT RoHS:否 制造商:Micrel 配置:2 x 2 封装 / 箱体:MLF-16 数据速率:10.7 Gbps 输入电平:CML, LVDS, LVPECL 输出电平:CML 电源电压-最大:3.6 V 电源电压-最小:2.375 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 产品:Digital Crosspoint 封装:Tube |
| NB4L858MFAR2G | 功能描述:模拟和数字交叉点 IC DD CLK/DATA 2X2 CRPT RoHS:否 制造商:Micrel 配置:2 x 2 封装 / 箱体:MLF-16 数据速率:10.7 Gbps 输入电平:CML, LVDS, LVPECL 输出电平:CML 电源电压-最大:3.6 V 电源电压-最小:2.375 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 产品:Digital Crosspoint 封装:Tube |
| NB4MAAH0-0-B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:N e u t r i k ?? P a r t N u m b e r G u i d e |
发布紧急采购，3分钟左右您将得到回复。