参数资料
| 型号： | NB6L295MMNG |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/13页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 511TAP 24-QFN |
| 标准包装： | 92 |
| 标片/步级数： | 512 |
| 功能： | 多重，可编程 |
| 延迟到第一抽头： | 3.2ns，6.2ns |
| 接头增量： | 11ps |
| 可用的总延迟： | 3.2ns ~ 8.5ns，6.2ns ~ 16.6ns |
| 独立延迟数： | 2 |
| 电源电压： | 2.375 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（4x4） |
| 包装： | 管件 |
| 其它名称： | NB6L295MMNG-ND NB6L295MMNGOS |
NB6L295M
http://onsemi.com
7
Serial Data Interface Programming
The NB6L295M is programmed by loading the 11Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs.
The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11bit load cycle is required to
program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially
set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5
and 6.
DUAL MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
Value
PD1 Programmable Delay
Control
Bits
Value
0/1
0
0/1
0
1
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
(MSB)
(LSB)
Name
(MSB)
(LSB)
Name
Figure 3. PDO Shift Register
Figure 4. PD1 Shift Register
EXTENDED MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
Value
PD1 Programmable Delay
Control
Bits
Value
0/1
1
0
0/1
1
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
(MSB)
(LSB)
Name
(MSB)
(LSB)
Name
Figure 5. PDO Shift Register
Figure 6. PD1 Shift Register
Refer to Table 6, Channel and Mode Select BIT Functions. In a load cycle, the 11Bit Shift Register least significant bit
(clocked in first) is PSEL and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the
delay data value D[8:0]. The MSEL BIT determines the Delay Mode. When set LOW, the Dual Delay Mode is selected and
the device uses both channels independently. A pulse edge entering IN0/IN0 is delayed according to the values in PD0 and exits
from Q0/Q0. An input signal pulse edge entering IN1/IN1 is delayed according to the values in PD1 and exits from Q1/Q1.
When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge enters IN0 and IN0 and flows
through PD0 and is extended through PD1 to exit at Q1 and Q1. The most significant 9bits, D[8:0] are delay value data for
both channels. See Figure 7.
Table 6. CHANNEL AND MODE SELECT BIT FUNCTIONS
BIT Name
Function
PSEL
0 Loads Data to PD0
1 Loads Data to PD1
MSEL
0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path
1 Selects Extended Delay Path from IN0/IN0 to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs,
Q0LOW, Q0HIGH.
D[8:0]
Select one of 512 Delay Values
相关PDF资料 |
PDF描述 |
|---|---|
| MS27466E25B35SB | CONN RCPT 128POS WALL MNT W/SCKT |
| GTC01R-10SL-3P | CONN RCPT 3POS INLINE W/PINS |
| AD5248BRM10-RL7 | IC DGTL POT DUAL 10K I2C 10-MSOP |
| MC100EP195MNG | IC DELAY LINE 1024TAP 32-QFN |
| AD5170BRM50-RL7 | IC DGTL POT 50K 256POS 10MSOP TR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NB6L295MMNGEVB | 功能描述:电源管理IC开发工具 EVAL BOARD RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| NB6L295MMNTXG | 功能描述:延迟线/计时元素 CML DUAL PROG DELAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| NB6L295MNG | 功能描述:延迟线/计时元素 LVPECL DUAL PRG DLAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| NB6L295MNGEVB | 功能描述:电源管理IC开发工具 NB6L295 EVAL BOARD RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| NB6L295MNTXG | 功能描述:延迟线/计时元素 LVPECL DUAL PRG DLAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。