- 您现在的位置：买卖IC网 > PDF目录15205 > NCP1562BDBR2G (ON Semiconductor)IC REG CTRLR PWM VM 16-TSSOP PDF资料下载
参数资料
| 型号： | NCP1562BDBR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 22/26页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM VM 16-TSSOP |
| 标准包装： | 1 |
| PWM 型： | 电压模式 |
| 输出数： | 2 |
| 频率 - 最大： | 1MHz |
| 占空比： | 85% |
| 电源电压： | 23.2 V ~ 100 V |
| 降压： | 无 |
| 升压： | 是 |
| 回扫： | 是 |
| 反相： | 是 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 剪切带 (CT) |
| 其它名称： | NCP1562BDBR2GOSCT |
NCP1562A, NCP1562B
The SYNC pin is in a high impedance mode during the
charging of the RTCT Ramp. In this period the oscillator
accepts an external SYNC pulse. If no pulse is detected
upon reaching the peak of the RTCT Ramp, a 100 ns SYNC
MASTER
CONTROLLER
SYNC
R SYNC1
SYNC
R SYNC2
SLAVE
CONTROLLER
pulse is generated. The SYNC pulse is generated by
internally pulling the SYNC pin to V REF . The peak voltage
of the SYNC pin is typically 4.3 V. Once the 100 ns timer
expires, the pin goes back into a high impedance mode and
an external resistor is required for pulldown as shown in
Figure 49.
Figure 50. Master--Slave Configuration
5.0 V Reference
The NCP1562 has a precision 5.0 V reference output. It
V REF
RTCT
R T
is a buffered version of the internal reference. The 5.0 V
reference is biased directly from V AUX and it can supply up
to 5.0 mA. Load regulation is 50 mV and line regulation is
100 mV within the specified operating range.
It is required to bypass the reference with a capacitor.
C T
SYNC
R SYNC
Figure 49. SYNC Pulse
The slew rate of the sync pin is determined by the pin
capacitance and external pulldown resistor. The maximum
source current of the SYNC pin is 1.0 mA. The resistor is
sized to allow the SYNC pin to discharge before the start
of the next cycle.
If an external pulse is received on the SYNC pin before
the internal pulse is generated, the controller enters the
slave mode of operation. Once operation in slave mode
commences, C T begins discharging and the R T C T Ramp
upper threshold is increased to 4.0 V.
If a controller in slave mode does not receive a sync pulse
before reaching the R T C T Ramp peak voltage (4.0 V), the
upper threshold is reset back to 3.0 V and the converter
reverts to operation in master mode. To guarantee the
converter stays in slave mode, the minimum clock period
of the master controller has to be less than the R T C T charge
time from 2.0 V to 4.0 V.
Two NCP1562’s are synchronized by connecting their
SYNC pins together. The first device that generates a sync
pulse during powerup becomes the master. A diode
connected as shown in Figure 50 can be used to
permanently set one controller as the master. The diode
The capacitor is used for compensation of the internal
regulator and high frequency noise filtering. The capacitor
should be placed across the V REF and GND pins. In most
applications a 0.1 m F will suffice. A bigger capacitor may
be required to reduce the voltage ripple caused by the
oscillator current. The recommended capacitor range is
between 0.047 m F and 1.0 m F.
During powerup, the 5.0 V reference is enabled once
V AUX reaches V AUX(on) and a UV fault is not present.
Otherwise, the reference is enabled once the UV fault is
removed and V AUX reaches V AUX(on) .
Once a UV fault is detected after the reference has been
enabled, the reference is disabled after the soft-- stop
sequence is complete if the UV fault is still present. If the
UV fault is removed before soft-- stop is complete, the
reference is not disabled.
Application Information
ON Semiconductor provides an electronic design tool, a
demonstration board and an application note to facilitate
design of the NCP1562 and reduce development cycle
time. All the tools can be downloaded or ordered at
www.onsemi.com.
The electronic design tool allows the user to easily
determine most of the system parameters of an active
clamp forward converter. The tool evaluates the power and
active clamp stages as well as the frequency response of the
system. The tool is used to design a converter for a 48 V
telecom system. The converter delivers 100 W at 3.3 V.
The circuit schematic is shown in Figure 51. The converter
design is described in Application Note AND8273/D.
prevents the master from receiving the SYNC pulse of the
slave controller.
http://onsemi.com
22
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J54-EY-F1 | CONVERTER MOD DC/DC 48V 50W |
| VE-B4N-EV-F2 | CONVERTER MOD DC/DC 18.5V 150W |
| VI-B7Z-EY-F4 | CONVERTER MOD DC/DC 2V 20W |
| GEC60DRTN-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| VI-B7Z-EY-F3 | CONVERTER MOD DC/DC 2V 20W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1562BDR2G | 功能描述:电压模式 PWM 控制器 HI PERF RESET PWM CONTLR RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| NCP1571D | 功能描述:DC/DC 开关控制器 Low Voltage RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DG | 功能描述:DC/DC 开关控制器 Low Voltage Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DR2 | 功能描述:DC/DC 开关控制器 Low Voltage RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DR2G | 功能描述:DC/DC 开关控制器 Low Voltage Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
发布紧急采购，3分钟左右您将得到回复。