- 您现在的位置：买卖IC网 > PDF目录15054 > NCP1571D (ON Semiconductor)IC REG CTRLR BUCK PWM 8-SOIC PDF资料下载
参数资料
| 型号： | NCP1571D |
| 厂商： | ON Semiconductor |
| 文件页数： | 13/16页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 8-SOIC |
| 产品变化通告： | Product Obsolescence 11/Feb/2009 |
| 标准包装： | 98 |
| PWM 型： | 电流/电压模式，V²? |
| 输出数： | 1 |
| 频率 - 最大： | 250kHz |
| 电源电压： | 11.4 V ~ 12.6 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 125°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 管件 |
NCP1571
The input capacitance must be designed to conduct the
worst case input ripple current. This will require several
capacitors in parallel. In addition to the worst case current,
attention must be paid to the capacitor manufacturer ’s
derating for operation over temperature.
As an example, let us define the input capacitance for a
5 V to 3.3 V conversion at 10 A at an ambient temperature
of 60 ° C. Efficiency of 80% is assumed. Average input
current in the input filter inductor is:
IIN(AVE) + (10 A)(3.3 V 5 V) + 6.6 A
Input capacitor RMS ripple current is then
ohmic power loss. However, placing FETs in parallel
increases the gate capacitance so that switching losses
increase. As long as adding another parallel FET reduces the
ohmic power loss more than the switching losses increase,
there is some advantage to doing so. However, at some point
the law of diminishing returns will take hold, and a marginal
increase in efficiency may not be worth the board area
required to add the extra FET. Additionally, as more FETs
are used, the limited drive capability of the FET driver will
have to charge a larger gate capacitance, resulting in
increased gate voltage rise and fall times. This will affect the
amount of time the FET operates in its ohmic region and will
6.62 ) 3.3 V
IIN(RMS) +
5V
[(10 A * 6.6 A)2 * 6.6 A2]
increase power dissipation.
The following equations can be used to calculate power
dissipation in the switch FETs.
PON(TOP) +
PON(BOTTOM) +
+ 4.74 A
If we consider a Rubycon MBZ series capacitor, the ripple
current rating for a 6.3 V, 1800 nF capacitor is 2000 mA at
100 kHz and 105 ° C. We determine the number of input
capacitors by dividing the ripple current by the
percapacitor current rating:
Number of capacitors + 4.74 A 2.0 A + 2.3
A total of at least 3 capacitors in parallel must be used to
meet the input capacitor ripple current requirements.
Output Switch FETs
For ohmic power losses due to R DS(ON) :
(RDS(ON)(TOP))(IRMS(TOP))2
(number of topside FETs)
RDS(ON)(BOTTOM) IRMS(BOTTOM) 2
number of bottom?side FETs
where:
n = number of phases.
Note that R DS(ON) increases with temperature. It is good
practice to use the value of R DS(ON) at the FET’s maximum
junction temperature in the calculations shown above.
I 2PK * (IPK)(IRIPPLE) ) D I 2RIPPLE
Output switch FETs must be chosen carefully, since their
properties vary widely from manufacturer to manufacturer.
IRMS(TOP) +
3
(1 * D) 2
I RIPPLE
The NCP1571 system is designed assuming that N?Channel
FETs will be used. The FET characteristics of most concern
IRMS(BOTTOM) + I 2PK * (IPKIRIPPLE) )
3
are the gate charge/gate?source threshold voltage, gate
capacitance, on?resistance, current rating and the thermal
capability of the package.
IRIPPLE +
(VIN * VOUT)(VOUT)
(fOSC)(L)(VIN)
IPEAK + ILOAD ) RIPPLE + OUT ) RIPPLE
The onboard FET driver has a limited drive capability. If
the switch FET has a high gate charge, the amount of time
the FET stays in its ohmic region during the turn?on and
turn?off transitions is larger than that of a low gate charge
FET, with the result that the high gate charge FET will
consume more power. Similarly, a low on?resistance FET
will dissipate less power than will a higher on?resistance
FET at a given current. Thus, low gate charge and low
R DS(ON) will result in higher efficiency and will reduce
generated heat.
It can be advantageous to use multiple switch FETs to
reduce power consumption. By placing a number of FETs in
I I I
2 3 2
where:
D = Duty cycle.
For switching power losses:
PD + nCV2(fOSC)
where:
n = number of switch FETs (either top or bottom),
C = FET gate capacitance,
V = maximum gate drive voltage (usually V CC ),
f OSC = switching frequency.
parallel, the effective R DS(ON) is reduced, thus reducing the
http://onsemi.com
13
相关PDF资料 |
PDF描述 |
|---|---|
| DS1816R-10/T&R | IC ECONORST 3.3V O-D 10%SOT23-3 |
| HBC15DREI | CONN EDGECARD 30POS .100 EYELET |
| DS1815R-5/T&R | IC ECONRESET 3.3V P-P 5% SOT23-3 |
| CS5301GDW32G | IC REG CTRLR BUCK PWM 32-SOIC |
| DS1813R-15/T&R | IC ECONORST 5V W/PB 15% SOT-23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1571DG | 功能描述:DC/DC 开关控制器 Low Voltage Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DR2 | 功能描述:DC/DC 开关控制器 Low Voltage RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DR2G | 功能描述:DC/DC 开关控制器 Low Voltage Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1573D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| NCP1573DR2 | 功能描述:IC REG CTRLR BUCK PWM 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。