参数资料
型号: NT5SV16M16AT-7K
厂商: Electronic Theatre Controls, Inc.
英文描述: 256Mb Synchronous DRAM
中文描述: 256Mb的同步DRAM
文件页数: 15/65页
文件大小: 814K
代理商: NT5SV16M16AT-7K
NT5SV64M4AT(L)
NT5SV32M8AT(L)
NT5SV16M16AT(L)
256Mb Synchronous DRAM
REV 1.0
May, 2001
15
NANYA TECHNOLOGY CORP
. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Write Interrupted by a Read
A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is registered. The DQs
must be in the high impedance state at least one cycle before the interrupting read data appears on the outputs to avoid data
contention. When the Read Command is registered, any residual data from the burst write cycle will be ignored. Data that is pre-
sented on the DQ pins before the Read Command is initiated will actually be written to the memory.
Minimum Write to Read Interval
COMMAND
NOP
WRITE A
READ B
NOP
NOP
NOP
NOP
NOP
NOP
t
CK2
,
DQs
CAS latency = 2
DIN A
0
t
CK3
,
DQs
CAS latency = 3
DIN A
0
CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
Input data for the Write is masked.
Input data must be removed from the DQs at least one clock
cycle before the Read data appears on the outputs to avoid
data contention.
DOUT B
0
DOUT B
1
DOUT B
2
DOUT B
3
DOUT B
0
DOUT B
1
DOUT B
2
DOUT B
3
(Burst Length = 4, CAS latency = 2, 3)
: “H” or “L”
相关PDF资料
PDF描述
NT5SV16M16AT-7KL 256Mb Synchronous DRAM
NT5SV16M16AT-8B 256Mb Synchronous DRAM
NT5SV16M16AT-8BL 256Mb Synchronous DRAM
NT5SV32M8AT 256Mb Synchronous DRAM
NT5SV32M8AT-75B 256Mb Synchronous DRAM
相关代理商/技术参数
参数描述
NT5SV16M16AT-7KL 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM
NT5SV16M16AT-8B 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM
NT5SV16M16AT-8BL 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM
NT5SV16M4DT 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mb Synchronous DRAM
NT5SV16M4DT-6K 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mb Synchronous DRAM