- 您现在的位置：买卖IC网 > PDF目录363669 > NT5SV16M16AT-7K (Electronic Theatre Controls, Inc.) 256Mb Synchronous DRAM PDF资料下载
参数资料
| 型号： | NT5SV16M16AT-7K |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256Mb Synchronous DRAM |
| 中文描述： | 256Mb的同步DRAM |
| 文件页数： | 20/65页 |
| 文件大小： | 814K |
| 代理商： | NT5SV16M16AT-7K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
NT5SV64M4AT(L)
NT5SV32M8AT(L)
NT5SV16M16AT(L)
256Mb Synchronous DRAM
REV 1.0
May, 2001
20
NANYA TECHNOLOGY CORP
. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The bank undergoing auto-
precharge cannot be reactivated until t
DAL
, Data-in to Active delay, is satisfied.
Similar to the Read Command, a Write Command with auto-precharge can not be interrupted by a command to the same bank.
It can be interrupted by a Read or Write Command to a different bank, however. The interrupting command will terminate the
write. The bank undergoing auto-precharge can not be reactivated until t
DAL
is satisfied.
Burst Write with Auto-Precharge
Burst Write with Auto-Precharge Interrupted by Write
DIN A
0
COMMAND
NOP
NOP
NOP
NOP
Auto-Precharge
DIN A
1
CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
NOP
*
DIN A
0
DIN A
1
t
CK2
,
DQs
CAS latency = 2
t
CK3
,
DQs
CAS latency = 3
NOP
NOP
NOP
*
Bank can be reactivated at completion of t
DAL
.
t
DAL
is a function of clock cycle time and speed sort.
t
DAL
t
DAL
*
(Burst Length = 2, CAS Latency = 2, 3)
See the Clock Frequency and Latency table.
DIN A
0
COMMAND
NOP
NOP
NOP
*
WRITE A
Auto-Precharge
DIN A
1
t
DAL
CK
T0
T1
T2
T3
T4
T5
NOP
t
CK3,
DQs
CAS latency = 3
WRITE B
DIN B
0
DIN B
1
DIN B
2
DIN B
3
T6
T7
T8
NOP
NOP
NOP
*
Bank can be reactivated at completion of t
DAL
.
t
DAL
is a function of clock cycle time and speed sort.
(Burst Length = 4, CAS Latency = 3)
See the Clock Frequency and Latency table.
相关PDF资料 |
PDF描述 |
|---|---|
| NT5SV16M16AT-7KL | 256Mb Synchronous DRAM |
| NT5SV16M16AT-8B | 256Mb Synchronous DRAM |
| NT5SV16M16AT-8BL | 256Mb Synchronous DRAM |
| NT5SV32M8AT | 256Mb Synchronous DRAM |
| NT5SV32M8AT-75B | 256Mb Synchronous DRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NT5SV16M16AT-7KL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM |
| NT5SV16M16AT-8B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM |
| NT5SV16M16AT-8BL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:256Mb Synchronous DRAM |
| NT5SV16M4DT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mb Synchronous DRAM |
| NT5SV16M4DT-6K | 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mb Synchronous DRAM |
发布紧急采购，3分钟左右您将得到回复。