- 您现在的位置：买卖IC网 > Datasheet目录488 > NTDV18N06LT4G (ON Semiconductor)MOSFET N-CH 60V 18A DPAK Datasheet资料下载
参数资料
| 型号： | NTDV18N06LT4G |
| 厂商： | ON Semiconductor |
| 文件页数： | 4/8页 |
| 文件大小： | 0K |
| 描述： | MOSFET N-CH 60V 18A DPAK |
| 标准包装： | 2,500 |
| FET 型： | MOSFET N 通道，金属氧化物 |
| FET 特点： | 逻辑电平门 |
| 漏极至源极电压(Vdss)： | 60V |
| 电流 - 连续漏极(Id) @ 25° C： | 18A |
| 开态Rds（最大）@ Id, Vgs @ 25° C： | 65 毫欧 @ 9A，5V |
| Id 时的 Vgs(th)（最大）： | 2V @ 250µA |
| 闸电荷(Qg) @ Vgs： | 22nC @ 5V |
| 输入电容 (Ciss) @ Vds： | 675pF @ 25V |
| 功率 - 最大： | 2.1W |
| 安装类型： | 表面贴装 |
| 封装/外壳： | TO-252-3，DPak（2 引线+接片），SC-63 |
| 供应商设备封装： | DPAK-3 |
| 包装： | 带卷 (TR) |
NTD18N06L, NTDV18N06L
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals ( D t)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because drain ? gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (I G(AV) ) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/I G(AV)
During the rise and fall time interval when switching a
resistive load, V GS remains virtually constant at a level
known as the plateau voltage, V SGP . Therefore, rise and fall
times may be approximated by the following:
t r = Q 2 x R G /(V GG ? V GSP )
t f = Q 2 x R G /V GSP
where
V GG = the gate drive voltage, which varies from zero to V GG
R G = the gate drive resistance
and Q 2 and V GSP are read from the gate charge curve.
During the turn ? on and turn ? off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
t d(on) = R G C iss In [V GG /(V GG ? V GSP )]
t d(off) = R G C iss In (V GG /V GSP )
1400
The capacitance (C iss ) is read from the capacitance curve at
a voltage corresponding to the off ? state condition when
calculating t d(on) and is read at a voltage corresponding to the
on ? state when calculating t d(off) .
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
the parasitics were not present, the slope of the curves would
maintain a value of unity regardless of the switching speed.
The circuit used to obtain the data is constructed to minimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
1200
C iss
V DS = 0 V
V GS = 0 V
T J = 25 ° C
1000
800
600
400
200
C rss
C iss
C oss
0
10
5
V GS
0
V DS
5
C rss
10
15
20
25
GATE ? TO ? SOURCE OR DRAIN ? TO ? SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
http://onsemi.com
4
相关PDF资料 |
PDF描述 |
|---|---|
| NTDV20N06T4G | MOSFET N-CH 60V 20A DPAK |
| NTDV3055L104-1G | MOSFET N-CH 60V 12A IPAK |
| NTDV5804NT4G | MOSFET N-CH 40V 69A DPAK |
| NTF3055-100T3LF | MOSFET N-CH 60V 3A SOT223 |
| NTF3055-160T1 | MOSFET N-CH 60V 2A SOT223 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NTDV20N06LT4G | 功能描述:MOSFET NFET 60V 20A 48MOHM RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| NTDV20N06T4G | 功能描述:MOSFET N-CH 60V 20A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:- 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件 |
| NTDV20P06LT4G | 功能描述:MOSFET P-CH 60V 15.5A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:- 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件 |
| NTDV2955-1G | 功能描述:MOSFET P-CH 60V 12A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:* 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件 |
| NTDV2955PT4G | 功能描述:MOSFET NFET 60V 12A 180MOHM RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。