- 您现在的位置：买卖IC网 > PDF目录383682 > OMAP5910(DSP) Dual-Core Processor PDF资料下载
参数资料
| 型号： | OMAP5910(DSP) |
| 英文描述： | Dual-Core Processor |
| 中文描述： | 双核处理器 |
| 文件页数： | 15/160页 |
| 文件大小： | 1997K |
| 代理商： | OMAP5910(DSP) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页
Introduction
3
August 2002 Revised August 2003
SPRS197B
The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication
in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of
the ALUs is under instruction set control, providing the ability to optimize parallel activity and power
consumption. These resources are managed in the address unit (AU) and data unit (DU) of the C55x CPU.
The C55x DSP generation supports a variable byte width instruction set for improved code density. The
instruction unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions
for the program unit (PU). The program unit decodes the instructions, directs tasks to AU and DU resources,
and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution
of conditional instructions. The OMAP5910 DSP core also includes a 24K-byte instruction cache to minimize
external memory accesses, improving data throughput and conserving system power.
2.1.1.1
DSP Tools Support
The 55x DSP core is supported by the industry’s leading eXpressDSP
software environment including the
Code Composer Studio
integrated development environment, DSP/BIOS software kernel foundation, the
TMS320
DSP Algorithm Standard, and the industry’s largest third-party network. Code Composer Studio
features code generation tools including a C-Compiler, Visual Linker, simulator, Real-Time Data Exchange
(RTDX
), XDS510
emulation device drivers, and Chip Support Libraries (CSL). DSP/BIOS is a scalable
real-time software foundation available for no cost to users of Texas Instruments’ DSP products providing a
preemptive task scheduler and real-time analysis capabilities with very low memory and megahertz overhead.
The TMS320 DSP Algorithm Standard is a specification of coding conventions allowing fast integration of
algorithms from different teams, sites, or third parties into the application framework. Texas Instruments’
extensive DSP third-party network of over 400 providers brings focused competencies and complete solutions
to customers.
2.1.1.2
DSP Software Support
Texas Instruments has also developed foundation software available for the 55x DSP core. The C55x DSP
Library (DSPLIB) features over 50 C-callable software kernels (FIR/IIR filters, Fast Fourier Transforms (FFTs),
and various computational functions). The DSP Image/Video Processing Library (IMGLIB) contains over
20 software kernels highly optimized for C55x DSPs and is compiled with the latest revision of the C55x DSP
code generation tools. These imaging functions support a wide range of applications that include
compression, video processing, machine vision, and medical imaging.
2.1.2 TI-Enhanced TI925T RISC Processor
The MPU core is a TI925T reduced instruction set computer (RISC) processor. The TI925T is a 32-bit
processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core
uses pipelining so that all parts of the processor and memory system can operate continuously.
The MPU core incorporates:
A coprocessor 15 (CP15) and protection module
Data and program Memory Management Units (MMUs) with table look-aside buffers.
A separate 16K-byte instruction cache and 8K-byte data cache. Both are two-way associative with virtual
index virtual tag (VIVT).
A 17-word write buffer (WB)
The OMAP5910 device uses the TI925T core in little endian mode only.
To reduce effective memory access time, the TI925T has an instruction cache, a data cache, and a write buffer.
In general, these are transparent to program execution.
eXpressDSP, Code Composer Studio, TMS320, RTDX, and XDS510 are trademarks of Texas Instruments.
相关PDF资料 |
PDF描述 |
|---|---|
| OMAP5910(RISC) | Dual-Core Processor |
| OMC506 | Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package |
| OMC507 | 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相无刷直流电机控制驱动器) |
| OMC510 | 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package |
| OMC510 | DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相无刷直流电机控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| OMAP5910GGZG1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| OMAP5910GGZG2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| OMAP5910JGDY1R | 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:OMAP-59xx 标准包装:60 系列:SCC 处理器类型:Z380 特点:全静电 Z380 CPU 速度:20MHz 电压:5V 安装类型:表面贴装 封装/外壳:144-LQFP 供应商设备封装:144-LQFP 包装:托盘 |
| OMAP5910JGDY2 | 功能描述:数字信号处理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| OMAP5910JGZG1 | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。