参数资料
型号: OR4E061BA352-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 2024 CLBS, 515000 GATES, PBGA352
封装: PLASTIC, BGA-352
文件页数: 100/151页
文件大小: 2680K
代理商: OR4E061BA352-DB
52
Lattice Semiconductor
Data Sheet
September, 2002
ORCA Series 4 FPGAs
Microprocessor Interface (continued)
Table 25. Status Register Space Assignments
Notes: RO = Read Only. For internal system bus, bit 7 is most signicant bit, for MPI bit 0 is most signicant bit.
Table 26. Command Register Space Assignments
Note: R/W = Read/Write. For internal system bus; bit 7 is most signicant bit, for MPI bit 0 is most signicant bit.
Byte
bit
Read/Write
Description
0F
7:0
Reserved
0E
7:0
Reserved
OD
7
RO
Conguration Write Data Acknowledge
6RO
Readback Data Ready
5RO
Unassigned (Zero)
4RO
Unassigned (Zero)
3RO
FPSC_BIT_ERR
2RO
RAM_BIT_ERR
1RO
Conguration Write Data Size (1, 2, or 4 bytes)
0RO
Use with above for HSIZE[1:0] (byte, half-word, word)
0C
7
RO
Readback Addresses Out of Range
6RO
Error Response Received by CFG From System Bus
5RO
Error Responses Received by CFG From System Bus
4RO
CFG_DATA_LOST
3RO
DONE
2RO
INIT_N
1RO
ERR_FLAG 1
0RO
ERR_FLAG 0
Byte
bit
Read/Write
Description
0B
7:0
Reserved
0A
7:0
Reserved
09
7
R/W
SYS_GSR (GSR Input)
6
R/W
SYS_RD_CFG (similar to FPGA pin RD_CFGN, but active high)
5
R/W
PRGM from MPI > (similar to FPGA pin, but active high)
4
R/W
PRGM from USER > (similar to FPGA pin, but active high)
3
R/W
PRGM from FPSC > (similar to FPGA pin, but active high)
2
R/W
LOCK from MPI
1
R/W
LOCK from USER
0
R/W
LOCK from FPSC
08
7
R/W
Bus Reset from MPI (resets system bus and registers)
6
R/W
Bus Reset from USER (resets system bus and registers)
5
R/W
Bus Reset from FPSC (resets system bus and registers)
4
R/W
SYS_DAISY
3
R/W
REPEAT_RDBK (don't increment readback address)
2
R/W
MPI_USR_ENABLE
1
R/W
Readback Data Size (1, 2, or 4 bytes)
0
R/W
Use with above for HSIZE[1:0]
相关PDF资料
PDF描述
OR4E061BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
OR4E062BA352-DB FPGA, 2024 CLBS, 515000 GATES, PBGA352
OR4E062BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
OR4E063BA352-DB FPGA, 2024 CLBS, 515000 GATES, PBGA352
OR4E063BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
相关代理商/技术参数
参数描述
OR4E06-1BA352I 功能描述:FPGA - 现场可编程门阵列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E06-1BM680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E06-1BM680I 功能描述:FPGA - 现场可编程门阵列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E06-2BA352C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E06-2BM680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256