- 您现在的位置：买卖IC网 > PDF目录230162 > P4C1281-45CMB (PYRAMID SEMICONDUCTOR CORP) 64K X 4 STANDARD SRAM, 45 ns, CDIP28 PDF资料下载
参数资料
| 型号： | P4C1281-45CMB |
| 厂商： | PYRAMID SEMICONDUCTOR CORP |
| 元件分类： | SRAM |
| 英文描述： | 64K X 4 STANDARD SRAM, 45 ns, CDIP28 |
| 封装： | 0.300 INCH, CERAMIC, DIP-28 |
| 文件页数： | 6/11页 |
| 文件大小： | 862K |
| 代理商： | P4C1281-45CMB |
P4C1281/P4C1282 - ULTRA HIGH SPEED 64K x 4 CMOS STATIC RAMS
Page 4
Document # SRAM136 REV OR
notes:
1. Stresses greater than those listed under MAxIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification
is not implied. Exposure to MAxIMUM rating conditions for extended
periods may affect reliability.
2. Extended temperature operation guaranteed with 400 linear feet per
minute of air flow.
3. Transient inputs with V
IL and IIL not more negative than –3.0V and
–100mA, respectively, are permissible for pulse widths up to 20ns.
4. This parameter is sampled and not 100% tested.
5. WE is HIGH for READ cycle.
6. CE is LOW for READ cycle.
7. ADDRESS must be valid prior to, or coincident with CE transition
LOW.
8. Read Cycle Time is measured from the last valid address to the first
transitioning address.
9. Transition is measured ± 200 mV from steady state voltage prior to
change,withloadingasspecifiedinFigure1. Thisparameterissampled
and not 100% tested.
AC CHARACTERISTICS—WRITE CYCLE
(V
CC = 5V ± 10%, All Temperature Ranges)
(2)
Sym Parameter
-12
-15
-20
-25
-35
-45
Unit
Min Max Min Max Min Max Min Max Min Max Min Max
t
WC
Write Cycle Time
12
13
15
20
30
40
ns
t
CW
Chip Enable Time to End of Write
8
10
15
20
30
35
ns
t
AW
Address Valid to End of Write
8
10
15
20
25
35
ns
t
AS
Address Setup Time
0
ns
t
WP
Write Pulse Width
9
10
15
20
25
35
ns
t
AH
Address Hold Time from End of
Write
0
ns
t
DW
Data Valid to End of Write
6
7
10
13
15
20
ns
t
DH
Data Hold Time
0
ns
t
WZ
Write Enable to Output in High Z
6
7
8
10
15
ns
t
OW
Output Active from End of Write
2
ns
t
AWE
Write Enable to Data-out Valid
(P4C1281)
12
13
18
20
30
35
ns
t
ADV
Data-in Valid to Data-out Valid
(P4C1281)
12
13
18
20
30
35
ns
相关PDF资料 |
PDF描述 |
|---|---|
| PUMA2E1000MB-15 | 32K X 32 EEPROM 5V MODULE, 150 ns, CPGA66 |
| P4C180-12PC | 4K X 4 CACHE TAG SRAM, 12 ns, PDIP22 |
| PDM41257LA8SO | 256K X 1 STANDARD SRAM, 8 ns, PDSO24 |
| PDM41257SA10SOTR | 256K X 1 STANDARD SRAM, 10 ns, PDSO24 |
| P4C1682-35JC | 4K X 4 STANDARD SRAM, 35 ns, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P4C1281-45LM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SRAM |
| P4C1281-45LMB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SRAM |
| P4C1281-55CM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SRAM |
| P4C1281-55CMB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SRAM |
| P4C1281-55LM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SRAM |
发布紧急采购，3分钟左右您将得到回复。