- 您现在的位置：买卖IC网 > PDF目录367726 > P83C570AAR (NXP SEMICONDUCTORS) Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC PDF资料下载
参数资料
| 型号： | P83C570AAR |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| 中文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| 文件页数： | 23/80页 |
| 文件大小： | 266K |
| 代理商： | P83C570AAR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
1999 Jun 11
23
Philips Semiconductors
Product specification
Microcontrollers for NTSC TVs with On-Screen
Display (OSD) and Closed Caption (CC)
P8xCx70 family
11.3
Interrupt priority structure
Each interrupt source can be assigned one of two priority
levels. Interrupt priority levels are defined by the Interrupt
Priority Registers (IP0 and IP1). These registers are
described in Sections 11.3.1 and 11.3.2.
A low priority interrupt may be interrupted by a high priority
interrupt level interrupt. A high priority interrupt routine
cannot be interrupted by any other interrupt source. If two
interrupts of different priority occur simultaneously, the
high priority level request is serviced. If requests of the
same priority are received simultaneously, an internal
polling sequence determines which request is serviced.
Thus, within each priority level, there is a second priority
structure determined by the polling sequence. This second
priority structure is shown in Table 25.
Table 25
Interrupt priority
Note
1.
The ‘priority within level’ structure is only used to
resolve simultaneous requests of the same priority
level.
SOURCE
PRIORITY WITHIN LEVEL
(1)
INT0
I
2
C-bus
Timer 0
INT1
BUSY
Timer 1
CC
highest
↓
↓
↓
↓
↓
lowest
11.3.1
I
NTERRUPT
P
RIORITY
R
EGISTER
0 (IP0)
Table 26
Interrupt Priority Register 0 (SFR address B8H)
Table 27
Description of IP0 bits
Note
1.
Where: logic 0 = low priority; logic 1 = high priority.
7
6
5
4
3
2
1
0
PS1
PT1
PX1
PT0
PX0
BIT
(1)
SYMBOL
PS1
PT1
PX1
PT0
PX0
DESCRIPTION
7 to 6
5
4
3
2
1
0
This bit is not used, program to a logic 0 for future compatibility reasons.
I
2
C-bus SIO interrupt priority level.
This bit is not used, program to a logic 0 for future compatibility reasons.
Timer 1 interrupt priority level.
External interrupt 1 priority level.
Timer 0 interrupt priority level.
External interrupt 0 priority level.
相关PDF资料 |
PDF描述 |
|---|---|
| P83C570 | Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| P83C770AAR | Microcontrollers for PAL/SECAM TV with OSD and VST(带 OSD和 VST的在PAL/SECAM TV中应用的微控制器) |
| P83C766BDA | Microcontrollers for PAL/SECAM TV with OSD and VST(带 OSD和 VST的在PAL/SECAM TV中应用的微控制器) |
| P83C770 | Microcontrollers for NTSC TVs with On-Screen Display (OSD) and Closed Caption (CC)(在NTSC TV中应用的具有屏幕显示和字幕关闭特点的微控制器) |
| P83C366BDA | Microcontrollers for PAL/SECAM TV with OSD and VST(带 OSD和 VST的在PAL/SECAM TV中应用的微控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P83C575EBA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| P83C575EBAA | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer |
| P83C575EBB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| P83C575EBBB | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer |
| P83C575EBBB/CV5847 | 制造商:NXP Semiconductors 功能描述: |
发布紧急采购，3分钟左右您将得到回复。