参数资料
型号: P87LPC768BD,512
厂商: NXP Semiconductors
文件页数: 13/65页
文件大小: 0K
描述: IC 80C51 MCU 4K OTP 20-SOIC
产品培训模块: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
标准包装: 38
系列: LPC700
核心处理器: 8051
芯体尺寸: 8-位
速度: 20MHz
连通性: I²C,UART/USART
外围设备: 欠压检测/复位,LED,POR,PWM,WDT
输入/输出数: 18
程序存储器容量: 4KB(4K x 8)
程序存储器类型: OTP
RAM 容量: 128 x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 6 V
数据转换器: A/D 4x8b
振荡器型: 内部
工作温度: 0°C ~ 70°C
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
包装: 管件
产品目录页面: 706 (CN2011-ZH PDF)
其它名称: 568-3218-5
935267360512
P87LPC768BD
Philips Semiconductors
Preliminary data
P87LPC768
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
2002 Mar 12
18
state when Run is cleared the Compare registers can be written to
either the “always 1” or “always 0” so the output will have the output
desired when the counter is halted. After this PWMCON0 should be
written with the Transfer and Run bits are enabled. After this is
done PWMCON0 to is polled to find that the Transfer has taken
place. Once the transfer has occurred the Run bit in PWMCON0
can be cleared. The outputs will retain the state they had just prior
to the Run being cleared. If the Brake pin (see discussion below in
section concerning the operation of PWMCON1) is not used to
control the brake function, the “Brake when not running” function can
be used to cause the outputs to have a given state when the PWM
is halted. This approach should be used only in time critical
situations when there is not sufficient time to use the approach
outlined above since going from the Brake state to run without
causing an undefined state on the outputs is not straightforward. A
discussion on this topic is included in the section on PWMCON1.
PWMCON0: PWM Control register 0
Addr: 0DAH
Reset Value: 00H
BIT
SYMBOL
FUNCTION
PWMCON0.7
RUN
0= Counter Halted & Preset Value loaded. If Brake is asserted, PWMx output will be equal to the
value of the corresponding PWMxB bit (PWMCON1[3:0]). If Brake is not asserted, PWMx
output will be equal to the Value after compare
1= Counter run
PWMCON0.6
XFER
0= Counter & Compare shadow registers are not connected to the active registers
1= Shadow register contents transferred to active registers, at the next Counter underflow This bit
is auto–cleared by hardware after the data transfer from shadow to active registers
PWMCON0.5
PWM3I
0= PWM3 output is non–inverted. Output is a ‘1’ from the start of the cycle until compare; ’0’
thereafter.
1= PWM3 output is inverted. Output is a ‘0’ from the start of the cycle until compare; ’0’ thereafter.
PWMCON0.4
PWM2I
0= PWM2 output is non–inverted. Output is a ‘1’ from the start of the cycle until compare; ’0’
thereafter.
1= PWM2 output is inverted. Output is ‘0’ from the start of the cycle until compare; ’1’ thereafter.
PWMCON0.2
PWM1I
0= PWM1 output is non–inverted. Output is a ‘1’ from the start of the cycle until compare; ’0’
thereafter.
1= PWM1 output is inverted. Output is ‘0’ from the start of the cycle until compare; ’1’ thereafter.
PWMCON0.1
PWM0I
0= PWM0 output is non–inverted. Output is a ‘1’ from the start of the cycle until compare; ’0’
thereafter.
1= PWM0 output is inverted. Output is ‘0’ from the start of the cycle until compare; ’1’ thereafter.
7
6
54
32
10
RUN
XFER
PWM3I
PWM2I
PWM1I
PWM0I
SU01387
The Brake function, which is controlled by the contents of the
PWMCON1 register, is somewhat unique. In general when Brake is
asserted the four PWM outputs are forced to a user selected state,
namely the state selected by PWMCON1 bits 0 to 3.
As shown in the description of the operation of the PWMCON1
register if PWMCON1.4 is a “1” brake is asserted under the control
PWMCON1.7, BKCH, and PWMCON1.5, BPEN. As shown if both
are a “0” Brake is asserted. If PWMCON1.7 is a “1” brake is
asserted when the run bit, PWMCON0.7, is a “0.” If PWMCON1.6 is
a “1” brake is asserted when the Brake Pin, P0.2, has the same
polarity as PWMCON1.6. When brake is asserted in response to
this pin the RUN bit, PWMCON0.7, is automatically cleared. The
combination of both PWMCON1.7 and PWMCON1.5 being a “1” is
not allowed.
Since the Brake Pin being asserted will automatically clear the Run
bit, PWMCON0.7, the user program can poll this bit to determine
when the Brake Pin causes a brake to occur. The other method for
detecting a brake caused by the Brake Pin would be to tie the Brake
Pin to one of the external interrupt pins. This latter approach is
needed if the Brake signal can be of insufficient length to ensure
that it can be captured by a polling routine.
When, after being asserted, the condition causing the brake is
removed, the PWM outputs go to whatever state that had
immediately prior to the brake. This means that in order to go from
brake being asserted to having the PWM run without going through
an indeterminate state care must be taken. If the Brake Pin causes
brake to be asserted the following prototype code will allow the
PWM to go from brake to run smoothly.
Rewrite PWMCON1 to change from Brake Pin enabled to S/W
Brake
Write CPSW.(0:4) to always “1”, 11 h, or always “0” 00 h, to give
brake pattern
Set PWMCON0 to enable Run and Transfer.
Poll Brake Pin until it is no longer active. When no longer active:
相关PDF资料
PDF描述
C8051F533A-IT IC 8051 MCU 4K FLASH 20TSSOP
HA4314BCBZ IC VIDEO CROSSPOINT SWIT 14SOIC
ISL43L420IRZ-T IC SWITCH QUAD SPDT 16QFN
LPC1343FHN33,518 IC MCU 32BIT 32KB FLASH 32HVQFN
ISL43841IRZ IC MUX/DEMUX DUAL 4X1 20QFN
相关代理商/技术参数
参数描述
P87LPC768BN 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D,and Pulse Width Modulator
P87LPC768FD 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D,and Pulse Width Modulator
P87LPC768FD,512 功能描述:8位微控制器 -MCU 80C51 4K/128 OTP ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
P87LPC768FN 制造商:NXP Semiconductors 功能描述:MCU 8-Bit 87LP 80C51 CISC 4KB EPROM 5V 20-Pin PDIP
P87LPC768FN,112 功能描述:8位微控制器 -MCU 80C51 4K/128 OTP ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT