参数资料
型号: P89C662HFA
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 80C51 8-bit Flash microcontroller family
中文描述: 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC44
封装: PLASTIC, MS-018, SOT-187-2, LCC-44
文件页数: 18/89页
文件大小: 491K
代理商: P89C662HFA
Philips Semiconductors
Product data
P89C660/P89C662/P89C664/
P89C668
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM
2002 Oct 28
18
If the STA and STO bits are both set, the a STOP condition is
transmitted to the I
2
C bus if SIO1 is in a Master mode (in a Slave
mode, SIO1 generates an internal STOP condition which is not
transmitted). SIO1 then transmits a START condition.
STO = “0”: When the STO bit is reset, no STOP condition will be
generated.
The Serial Interrupt Flag, SI:
SI = “1”: When the SI flag is set, then,
if the EA and ES1 (interrupt enable register) bits are also set, a
serial interrupt is requested. SI is set by hardware when one of 25 of
the 26 possible SIO1 states is entered. The only state that does not
cause SI to be set is state F8H, which indicates that no relevant
state information is available.
While SI is set, the low period of the serial clock on the SCL line is
stretched, and the serial transfer is suspended. A high level on the
SCL line is unaffected by the serial interrupt flag. SI must be reset
by software.
SI = “0”: When the SI flag is reset, no serial interrupt is requested,
and there is no stretching of the serial clock on the SCL line.
The Assert Acknowledge Flag, AA:
AA = “1”: If the AA flag is set,
an acknowledge (low level to SDA) will be returned during the
acknowledge clock pulse on the SCL line when:
– The “own slave address” has been received
– The general call address has been received while the general call
bit (GC) in S1ADR is set
– A data byte has been received while SIO1 is in the Master
Receiver mode
– A data byte has been received while SIO1 is in the addressed
Slave Receiver mode
AA = “0”: if the AA flag is reset, a not acknowledge (high level to
SDA) will be returned during the acknowledge clock pulse on SCL
when:
– A data has been received while SIO1 is in the Master Receiver
mode
– A data byte has been received while SIO1 is in the addressed
Slave Receiver mode
When SIO1 is in the addressed Slave Transmitter mode, state C8H
will be entered after the last serial is transmitted (see Figure 11).
When SI is cleared, SIO1 leaves state C8H, enters the not
addressed Slave Receiver mode, and the SDA line remains at a
high level. In state C8H, the AA flag can be set again for future
address recognition.
When SIO1 is in the not addressed Slave mode, its own slave
address and the general call address are ignored. Consequently, no
acknowledge is returned, and a serial interrupt is not requested.
Thus, SIO1 can be temporarily released from the I
2
C bus while the
bus status is monitored. While SIO1 is released from the bus,
START and STOP conditions are detected, and serial data is shifted
in. Address recognition can be resumed at any time by setting the
AA flag. If the AA flag is set when the part’s own Slave address or
the general call address has been partly received, the address will
be recognized at the end of the byte transmission.
The Clock Rate Bits CR0, CR1, and CR2:
These three bits
determine the serial clock frequency when SIO1 is in a Master
mode. The various serial rates are shown in Table 3.
A 12.5 kHz bit rate may be used by devices that interface to the I
2
C
bus via standard I/O port lines which are software driven and slow.
100 kHz is usually the maximum bit rate and can be derived from a
16 MHz, 12 MHz, or a 6 MHz oscillator. A variable bit rate (0.5 kHz
to 62.5 kHz) may also be used if Timer 1 is not required for any
other purpose while SIO1 is in a Master mode.
The frequencies shown in Table 3 are unimportant when SIO1 is in a
Slave mode. In the Slave modes, SIO1 will automatically
synchronize with any clock frequency up to 100 kHz.
The Status Register, S1STA
S1STA is an 8-bit read-only special function register. The three least
significant bits are always zero. The five most significant bits contain
the status code. There are 26 possible status codes. When S1STA
contains F8H, no relevant state information is available and no serial
interrupt is requested. All other S1STA values correspond to defined
SIO1 states. When each of these states is entered, a serial interrupt
is requested (SI = “1”). A valid status code is present in S1STA one
machine cycle after SI is set by hardware and is still present one
machine cycle after SI has been reset by software.
相关PDF资料
PDF描述
P89C662HFBD 80C51 8-bit Flash microcontroller family
P89C664 80C51 8-bit Flash microcontroller family
P89C664HFA 80C51 8-bit Flash microcontroller family
P89C664HFBD 80C51 8-bit Flash microcontroller family
P89C662HBA 80C51 8-bit Flash microcontroller family
相关代理商/技术参数
参数描述
P89C662HFA/00,512 功能描述:8位微控制器 -MCU 32K/1K FL 6 CLK ISP/IAP IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
P89C662HFBD 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:80C51 8-bit Flash microcontroller family
P89C662HFBD/00,557 功能描述:8位微控制器 -MCU 32K/1K FL 6CLK ISP/IAP QFP IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
P89C664 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:On-chip Flash 8-bit microcontroller Errata Sheet
P89C664HBA 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:80C51 8-bit Flash microcontroller family