- 您现在的位置：买卖IC网 > PDF目录367750 > PA28F400B5T80 (INTEL CORP) SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT PDF资料下载
参数资料
| 型号： | PA28F400B5T80 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| 中文描述： | 512K X 8 FLASH 5V PROM, 80 ns, PDSO44 |
| 封装： | 0.525 X 1.110 INCH, PLASTIC, SOP-44 |
| 文件页数： | 13/38页 |
| 文件大小： | 501K |
| 代理商： | PA28F400B5T80 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
E
3.0
SMART 5 BOOT BLOCK MEMORY FAMILY
13
ADVANCE INFORMATION
PRINCIPLES OF OPERATION
The system processor accesses the Smart 5 boot
block memories through the Command User
Interface (CUI), which accepts commands written
with standard microprocessor write timings and
TTL-level control inputs. The flash can be switched
into each of its three read and two write modes
through commands issued to the CUI. A
comprehensive chart showing the state transitions
is in Appendix A.
After initial device power-up or return from deep
power-down mode, the device defaults to read
array mode. In this mode, manipulation of the
memory control pins allows array read, standby,
and output disable operations. The other read
modes, read identifier and read status register, can
be reached by issuing the appropriate command to
the CUI. Array data, identifier codes and status
register results can be accessed using these
commands independently from the V
PP
voltage.
Read identifier mode can also be accessed by
PROM programming equipment by raising A
9
to
high voltage (V
ID
).
CUI commands sequences also control the write
functions of the flash memory, Program and Erase.
Issuing program or erase command sequences
internally latches addresses and data and initiates
Write State Machine (WSM) operations to execute
the requested write function. The WSM internally
regulates the program and erase algorithms,
including pulse repetition, internal verification, and
margining of data, freeing the host processor from
these tasks and allowing precise control for high
reliability.
To
execute
commands, V
PP
must be at valid write voltage (5 V
or 12 V).
Program
or
Erase
While the WSM is executing a program operation,
the device defaults to the read status register mode
and all commands are ignored. Thus during the
programming process, only status register data can
be accessed from the device. While the WSM is
executing a erase operation, the device also
defaults to the read status register mode but one
additional command is available, erase suspend to
read, which will suspend the erase operation and
allow reading of array data. The suspended erase
operation can be completed by issuing the Erase
Resume command. After the program or erase
operation has completed, the device remains in
read status register mode. From this mode any of
the other read or write modes can be reached with
the appropriate command. For example, to read
data, issue the Read Array command. Additional
Program or Erase commands can also be issued
from this state.
During program or erase operations, the array data
is not available for reading or code execution,
except during an erase suspend. Consequently, the
software that initiates and polls progress of program
and erase operations must be copied to and
executed from system RAM during flash memory
update. After successful completion, reads are
again possible via the Read Array command.
Each of the device modes will be discussed in
detail in the following sections.
3.1
Bus Operations
The local CPU reads and writes flash memory in-
system. All bus cycles to or from the flash memory
conform to standard microprocessor bus cycles.
Four control pins dictate the data flow in and out of
the component: CE#, OE#, WE#, and RP#. These
bus operations are summarized in Tables 3 and 4.
3.1.1
READ
The flash memory has three read modes available,
read array, read identifier, and read status. These
read modes are accessible independent of the V
voltage. RP# can be at either V
IH
or V
HH
. The
appropriate read-mode command must be issued to
the CUI to enter the corresponding mode. Upon
initial device power-up or after exit from deep
power-down
mode,
the
defaults to read array mode.
device
automatically
CE# and OE# must be driven active to obtain data
at the outputs. CE# is the device selection control,
and, when active, enables the selected memory
device. OE# is the data output (DQ
0
–DQ
15
) control
and when active drives the selected memory data
onto the I/O bus. In read modes, WE# must be at
V
and RP# must be at V
IH
or V
HH
. Figure 15
illustrates a read cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| PA28F200BX-B120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BX-B60 | ACTUATOR, SWITCH, ROUND, LATCH; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:100000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes |
| PA28F200BX-B80 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BX-T120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200CV-B60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PA28F400BL-B150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BL-T150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVB120 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVB60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BV-B60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
发布紧急采购，3分钟左右您将得到回复。