参数资料
型号: PALCE20V8H-7PC/5
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: PLD
英文描述: EE CMOS 24-Pin Universal Programmable Array Logic
中文描述: EE PLD, 7.5 ns, PDIP24
封装: 0.300 INCH, SKINNY, PLASTIC, DIP-24
文件页数: 3/25页
文件大小: 479K
代理商: PALCE20V8H-7PC/5
PALCE20V8H-5/7/10 (Com’l)
11
USE
GAL
DEVICES
FOR
NEW
DESIGNS
CAPACITANCE 1
Note:
1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modied where
capacitance may be affected.
SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES 1
Notes:
1. See “Switching Test Circuit” for test conditions.
2. Output delay minimums for tPD, tCO, tPZX, tPXZ, tEA, and tER are dened under best case conditions. Future process improvements
may alter these values; therefore, minimum values are recommended for simulation purposes only.
3. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modied where
frequency may be affected.
5. tCF is a calculated value and is not guaranteed. tCF can be found using the following equation:
tCF = 1/fMAX (internal feedback) – tS.
Parameter
Symbol
Parameter Description
Test Conditions
Typ
Unit
CIN
Input Capacitance
VIN = 2.0 V
VCC = 5.0 V, TA = 25°C,
f = 1 MHz
5pF
COUT
Output Capacitance
VOUT = 2.0 V
8
pF
Parameter
Symbol
Parameter Description
-5
-7
-10
Unit
Min2
Max
Min2
Max
Min2
Max
tPD
Input or Feedback to Combinatorial Output
1
5
3
7.5
3
10
ns
tS
Setup Time from Input or Feedback to Clock
3
5
7.5
ns
tH
Hold Time
0
ns
tCO
Clock to Output
14153
7.5
ns
tSKEWR
Skew Between Registered Outputs (Note 3)
1
ns
tWL
Clock Width
LOW
3
4
6
ns
tWH
HIGH
3
4
6
ns
fMAX
Maximum
Frequency
(Note 4)
External Feedback
1/(tS+tCO)
142.8
100
66.7
MHz
Internal Feedback
(fCNT)
1/(tS+tCF) (Note 5)
166
125
71.4
MHz
No Feedback
1/(tWH+tWL)
166
125
83.3
MHz
tPZX
OE to Output Enable
16162
10
ns
tPXZ
OE to Output Disable
15162
10
ns
tEA
Input to Output Enable Using Product Term Control
26393
10
ns
tER
Input to Output Disable Using Product Term Control
25393
10
ns
相关PDF资料
PDF描述
PALCE20V8H-15PI/4 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-20PI/4 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-25PI/4 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PI/4 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-15PC/4 KPTC 4C 4#20 SKT PLUG
相关代理商/技术参数
参数描述
PALCE20V8H-7PI 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-7PI4 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-7PI5 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8L-15 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Flash-Erasable Reprogrammable CMOS PAL? Device
PALCE20V8L-15DMB 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Flash Erasable, Reprogrammable CMOS PAL Device