参数资料
型号: PC28F256J3C-150
厂商: Intel Corp.
英文描述: Intel StrataFlash Memory (J3)
中文描述: 英特尔StrataFlash存储器(J3)
文件页数: 31/72页
文件大小: 905K
代理商: PC28F256J3C-150
256-Mbit J3 (x8/x16)
Datasheet
31
8.0
Power and Reset Specifications
This section provides an overview of system level considerations for the Intel StrataFlash
memory family device. This section provides a brief description of power-up, power-down,
decoupling and reset design considerations.
8.1
Power-Up/Down Characteristics
In order to prevent any condition that may result in a spurious write or erase operation, it is
recommended to power-up and power-down VCC and VCCQ together. It is also recommended to
power-up VPEN with or slightly after VCC. Conversely, VPEN must power down with or slightly
before VCC.
8.2
Power Supply Decoupling
When the device is enabled, many internal conditions change. Circuits are energized, charge pumps
are switched on, and internal voltage nodes are ramped. All of this internal activities produce
transient signals. The magnitude of the transient signals depends on the device and system loading.
To minimize the effect of these transient signals, a 0.1 μF ceramic capacitor is required across each
VCC/VSS and VCCQ
signal
. Capacitors should be placed as close as possible to device
connections.
Additionally, for every eight flash devices, a 4.7 μF electrolytic capacitor should be placed between
VCC and VSS at the power supply connection. This 4.7 μF capacitor should help overcome
voltage slumps caused by PCB (printed circuit board) trace inductance.
8.3
Reset Characteristics
By holding the flash device in reset during power-up and power-down transitions, invalid bus
conditions may be masked. The flash device enters reset mode when RP# is driven low. In reset,
internal flash circuitry is disabled and outputs are placed in a high-impedance state. After return
from reset, a certain amount of time is required before the flash device is able to perform normal
operations. After return from reset, the flash device defaults to asynchronous page mode. If RP# is
driven low during a program or erase operation, the program or erase operation will be aborted and
the memory contents at the aborted block or address are no longer valid. See
Figure 14, “AC
Waveform for Reset Operation” on page 29
for detailed information regarding reset timings.
相关PDF资料
PDF描述
PC28F128J3A-110 Intel StrataFlash Memory (J3)
PC28F128J3A-115 Intel StrataFlash Memory (J3)
PC28F640J3C-125 Intel StrataFlash Memory (J3)
PC28F640J3C-150 Intel StrataFlash Memory (J3)
PC28F640J3A-110 Intel StrataFlash Memory (J3)
相关代理商/技术参数
参数描述
PC28F256J3D95A 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步,DDR II 存储容量:18M(1M x 18) 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA(13x15) 包装:托盘 其它名称:71P71804S200BQ
PC28F256J3D95B 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步,DDR II 存储容量:18M(1M x 18) 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA(13x15) 包装:托盘 其它名称:71P71804S200BQ
PC28F256J3F950 制造商:Micron Technology Inc 功能描述:256MB, TURLOCK EBGA 3.0 LF - Trays
PC28F256J3F95A 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA(6x8) 包装:带卷 (TR)
PC28F256J3F95B 制造商:Micron Technology Inc 功能描述:16MX16 NOR FLASH PLASTIC PBF TBGA 3.0V - Tape and Reel