收藏本站
参数资料
型号： PC28F256J3C-150
厂商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特尔StrataFlash存储器（J3）
文件页数： 32/72页
文件大小： 905K
代理商： PC28F256J3C-150
256-Mbit J3 (x8/x16)
32
Datasheet
9.0
Bus Operations
This section provides an overview of device bus operations. The on-chip Write State Machine
(WSM) manages all erase and program algorithms. The system CPU provides control of all in-
system read, write, and erase operations of the device via the system bus.
Device commands are written to the CUI to control all of the flash memory device’s operations.
The CUI does not occupy an addressable memory location; it’s the mechanism through which the
flash device is controlled.
9.1
Bus Operations Overview
The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash
memory conform to standard microprocessor bus cycles.
Table 12. Bus Operations
Mode
RP#
CE[2:0]
(1)
OE#
(2)
WE#
(2)
Address
VPEN
Data
(3)
STS
(default
mode)
Notes
Read Array
V
IH
V
IH
Enabled
V
IL
V
IH
V
IH
V
IH
X
X
D
OUT
High Z
High Z
(7)
4,5,6
Output Disable
Enabled
X
X
X
Standby
V
IH
Disabled
X
X
X
X
High Z
X
Reset/Power-Down
Mode
V
IL
X
X
X
X
X
High Z
High Z
(7)
Read Identifier Codes
V
IH
Enabled
V
IL
V
IH
See
Table 17
X
Note 8
High Z
(7)
Read Query
V
IH
Enabled
V
IL
V
IH
See
Table
10.3
X
Note 9
High Z
(7)
Read Status (WSM off)
V
IH
Enabled
V
IL
V
IH
X
X
D
OUT
D7
= D
OUT
D[15:8]
= High Z
D[6:0]
= High Z
Read Status (WSM on)
V
IH
Enabled
V
IL
V
IH
X
X
Write
V
IH
Enabled
V
IH
V
IL
X
V
PENH
D
IN
X
6,10,11
NOTES:
1. See
Table 13 on page 33
for valid CE configurations.
2. OE# and WE# should never be enabled simultaneously.
3. D refers to D[7:0] if BYTE# is low and D[15:0] if BYTE# is high.
4. Refer to
DC Characteristics
. When V
≤
V
, memory contents can be read, but not altered.
5. X can be V
or V
IH
for control and address signals, and V
PENLK
or V
PENH
for V
PEN
. See
DC Characteristics
for V
PENLK
and
V
voltages.
6. In default mode, STS is V
when the WSM is executing internal block erase, program, or lock-bit configuration algorithms. It
is V
when the WSM is not busy, in block erase suspend mode (with programming inactive), program suspend mode, or
reset/power-down mode.
7. High Z will be V
with an external pull-up resistor.
8. See
Section 10.2, “Read Identifier Codes” on page 39
for read identifier code data.
9. See
Section 10.3, “Read Query/CFI” on page 41
for read query data.
10.Command writes involving block erase, program, or lock-bit configuration are reliably executed when V
PEN
= V
PENH
and V
CC
is within specification.
相关PDF资料
PDF描述
PC28F128J3A-110 Intel StrataFlash Memory (J3)
PC28F128J3A-115 Intel StrataFlash Memory (J3)
PC28F640J3C-125 Intel StrataFlash Memory (J3)
PC28F640J3C-150 Intel StrataFlash Memory (J3)
PC28F640J3A-110 Intel StrataFlash Memory (J3)
相关代理商/技术参数
参数描述
PC28F256J3D95A 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ
PC28F256J3D95B 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ
PC28F256J3F950 制造商:Micron Technology Inc 功能描述:256MB, TURLOCK EBGA 3.0 LF - Trays
PC28F256J3F95A 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA（6x8） 包装:带卷 (TR)
PC28F256J3F95B 制造商:Micron Technology Inc 功能描述:16MX16 NOR FLASH PLASTIC PBF TBGA 3.0V - Tape and Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*